EPC2TC32UCAD48 vs EPC2TC32U-CAF48 对比

详细并排对比 EPC2TC32UCAD48 出自 Altera 和 EPC2TC32U-CAF48 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPC2TC32UCAD48 EPC2TC32U-CAF48
品牌 Altera Altera
分类 Memory ICs Memory ICs
生命周期状态 不推荐新设计 不推荐新设计
库存状态 有库存 有库存
单价(USD) $10.40 $12.80
存储器类型 In-System Programmable Configuration PROM (Flash) Non-volatile configuration flash
Density 1.6 Mbit —
Configuration Clock 10 MHz max —
接口 Serial (AS) / Parallel (FPP, PS) / JTAG (IEEE 1149.1) —
电源电压 3.3 V (typical) —
Programmability In-system via JTAG (ISP), 100,000 erase/write cycles —
工作温度范围 -40 C to +85 C (industrial, U-suffix) -40 C to +85 C (industrial grade)
封装 32-TQFP (7x7 mm, 0.8 mm pitch) 32-pin TQFP
引脚数量 32 —
Cascade Support Yes (multi-device daisy-chain) —
Multi-Boot Support Yes (Altera remote system upgrade) —
Compatible FPGAs Altera Cyclone, Stratix, APEX, ACEX, Mercury families —
RoHS 状态 Compliant Compliant per distributor listings
Lead-Free Yes Yes
MSL 等级 3 (168 hours) [DATA_NEEDED: MSL level]
Configuration Memory Density — 32 Mbit
Supported FPGA Families — APEX II, APEX 20K, Mercury, Stratix, Cyclone, ACEX 1K, FLEX 10K
Programming Interface — IEEE 1149.1 JTAG (ISP)
Operating Voltage (VCC) — 3.0 V to 3.6 V (3.3V nominal)
I/O Bank Voltage (multiVolt) — 1.8 V / 2.5 V / 3.3 V / 5.0 V
Configuration Mode — Serial (FPP / PS / AS via JTAG ISP)
Decompression Support — Yes (Quartus-derived compressed bitstream)
Multi-Device JTAG Chain — Yes (nINIT_CONF / nSTATUS chaining)
Replacement for — EPC1 and EPC1441 legacy configuration devices

数据手册与资源

浏览全部产品 创建 BOM 获取报价