EPC8C100T vs EPC16QC100T 对比

详细并排对比 EPC8C100T 出自 Altera 和 EPC16QC100T 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPC8C100T EPC16QC100T
品牌 Altera Altera
分类 FPGA & CPLD Memory ICs
生命周期状态 Obsolete 不推荐新设计
库存状态 有库存 有库存
单价(USD) $10.80 $17.95
Product Type Enhanced Configuration Device (Serial Configuration PROM) —
Memory Density 8 Mbit —
Memory Technology Flash (in-system programmable) —
接口 Serial FPGA configuration (Altera/Intel proprietary) Serial FPGA configuration + JTAG (IEEE 1149.1)
Programming Interface JTAG (IEEE 1149.1) / ISP —
电源电压 3.3 V —
工作温度 -40C to +85C (industrial) 0C to +70C (commercial)
封装 100-pin PQFP (20 x 14 mm) PQFP-100 (20 x 14 mm)
安装类型 Surface Mount Surface Mount
Page Reprogram Cycles 100 minimum —
Supported FPGA Families Cyclone, Cyclone II, APEX II, APEX 20K, ACEX 1K, Mercury, Excalibur —
Configuration Clock Internal / external via DCLK —
Cascade Support Yes (multi-device daisy chain) —
RoHS 状态 Unknown —
生命周期状态 Obsolete (Altera/Intel legacy configuration device) —
存储器类型 — In-System Programmable Configuration PROM
存储容量 — 16 Mbit
Supply Voltage (VCC) — 3.3 V
Programmability — In-System Programmable via JTAG
Daisy-Chain Support — Yes (multi-device cascade)
Data Compression — Built-in decompression engine (up to 35% expansion)
FPGA Compatibility — Altera Cyclone, Stratix, ACEX, APEX series
Lead-Free / RoHS — Depends on date code; verify per lot
MSL 等级 — 3 (per JEDEC J-STD-020)
Programming Cycles — 100 typical (per Altera datasheet)
Packaging Suffix — 'T' indicates Tape and Reel
Max DCLK Frequency — [DATA_NEEDED: max DCLK frequency]
Access Time — [DATA_NEEDED: serial access time]

数据手册与资源

浏览全部产品 创建 BOM 获取报价