EPC8QC100-T vs EPC16QC100T 对比

详细并排对比 EPC8QC100-T 出自 Altera 和 EPC16QC100T 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPC8QC100-T EPC16QC100T
品牌 Altera Altera
分类 Memory ICs Memory ICs
生命周期状态 不推荐新设计 不推荐新设计
库存状态 有库存 有库存
单价(USD) $9.85 $17.95
存储器类型 Enhanced Configuration PROM (Flash) In-System Programmable Configuration PROM
存储容量 8 Mbit 16 Mbit
Configuration Schemes Passive Serial (PS), Concurrent, Parallel —
FPGA Compatibility Stratix, APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K Altera Cyclone, Stratix, ACEX, APEX series
In-System Programmability Yes (IEEE 1532 / JTAG) —
Data Compression Yes (built-in) Built-in decompression engine (up to 35% expansion)
封装 PQFP-100 (20 x 14 mm) PQFP-100 (20 x 14 mm)
安装类型 Surface Mount Surface Mount
Shipping Packaging Tape & Reel (suffix -T) —
工作温度 [DATA_NEEDED: operating temperature range] 0C to +70C (commercial)
电源电压 [DATA_NEEDED: core and I/O supply voltage] —
RoHS 状态 [DATA_NEEDED: RoHS compliance status] —
Lead-Free [DATA_NEEDED: lead-free status] —
Max Configuration Clock [DATA_NEEDED: DCLK maximum frequency] —
Manufacturer Altera (now Intel FPGA) —
接口 — Serial FPGA configuration + JTAG (IEEE 1149.1)
Supply Voltage (VCC) — 3.3 V
Programmability — In-System Programmable via JTAG
Daisy-Chain Support — Yes (multi-device cascade)
Lead-Free / RoHS — Depends on date code; verify per lot
MSL 等级 — 3 (per JEDEC J-STD-020)
Programming Cycles — 100 typical (per Altera datasheet)
Packaging Suffix — 'T' indicates Tape and Reel
Max DCLK Frequency — [DATA_NEEDED: max DCLK frequency]
Access Time — [DATA_NEEDED: serial access time]

数据手册与资源

浏览全部产品 创建 BOM 获取报价