EPM3032A-TC44-10 vs EPM3064ATC44-10N 对比

详细并排对比 EPM3032A-TC44-10 出自 Altera 和 EPM3064ATC44-10N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

Altera
EPM3064ATC44-10N EPM3064ATC44-10N - 64-Macro Cell MAX 3000A CPLD | Altera

EPM3064ATC44-10N - 64-Macro Cell MAX 3000A CPLD | Altera

EPM3064ATC44-10N ✓ 量产中

规格对比

参数 EPM3032A-TC44-10 EPM3064ATC44-10N
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete 有效
库存状态 有库存 有库存
单价(USD) $7.45 $5.10
Family MAX 3000A MAX 3000A
Macrocells 32 —
Logic Array Blocks 2 —
User I/O Pins 34 34
Logic Gates 600 —
Propagation Delay (tPD) 10 ns —
Maximum Internal Frequency 227.3 MHz —
Supply Voltage (VCCINT/VCCIO) 3.0 V to 3.6 V (typ. 3.3 V) —
In-System Programmability Yes (IEEE 1149.1 JTAG) —
Output Enables 6 —
Configuration Memory CMOS EEPROM (non-volatile) EEPROM (non-volatile)
封装 TQFP-44 TQFP-44 (10x10 mm)
安装类型 Surface Mount Surface Mount
Operating Temperature (Commercial) 0 °C to +70 °C —
RoHS 状态 [DATA_NEEDED: RoHS compliance status] Compliant
Process Technology CMOS EEPROM —
Device Type — CPLD (Complex Programmable Logic Device)
Usable Gates — 1250
Macro Cells — 64
Logic Array Blocks (LABs) — 4
Pin-to-Pin Delay (tPD) — 10 ns
Maximum Counter Frequency — 192.3 MHz
Supply Voltage (VCCINT) — 3.3 V
I/O Standard — MultiVolt (mixed 1.5 V / 1.8 V / 2.5 V / 3.3 V)
In-System Programming — IEEE Std. 1532 compliant
Boundary-Scan Test — IEEE Std. 1149.1 (JTAG) compliant
工作温度 — 0C to +70C (commercial)
Pin-Locking — Yes (across design iterations)

数据手册与资源

浏览全部产品 创建 BOM 获取报价