EPM5192-1LC vs EPM5192AGC-15 对比

详细并排对比 EPM5192-1LC 出自 Altera 和 EPM5192AGC-15 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM5192-1LC EPM5192AGC-15
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $19.40 $27.80
Family MAX 5000 —
Device Type CPLD (Complex Programmable Logic Device) —
Usable Gates 3,750 —
Macrocells 192 192
Logic Array Blocks (LABs) 4 —
User I/O Pins 64 —
Maximum Operating Frequency 62.5 MHz —
Propagation Delay (tpd) [DATA_NEEDED: -1 speed grade tpd in ns] —
电源电压 5 V —
Process Technology UV EPROM, erasable windowless —
Programmable Interconnect PIA (Programmable Interconnect Array) —
JTAG Boundary Scan IEEE 1149.1 compliant —
封装 64-pin Ceramic J-Lead Chip Carrier (LC) Ceramic Pin Grid Array (PGA)
安装类型 Surface Mount —
工作温度 0C to +70C (commercial) [DATA_NEEDED: operating temperature range]
RoHS 状态 Non-compliant (ceramic windowless package, lead-bearing termination) [DATA_NEEDED: RoHS status - legacy ceramic PGA typically non-compliant]
Product Type — EPLD (Erasable Programmable Logic Device)
Series — MAX 5000
Logic Array Blocks — 16 (typical for 192-macrocell MAX 5000)
Maximum User I/O Pins — 64
Dedicated Inputs — 7
Total Inputs — 72
Propagation Delay (tPD) — 15 ns (pin-to-pin, -15 speed grade)
Supply Voltage (VCC) — 5 V
Technology — CMOS, UV-erasable EPROM
Programming Method — UV erase + EPROM program (via Altera programmer)
生命周期状态 — Obsolete / Last Time Buy (per Altera legacy product list)

数据手册与资源

浏览全部产品 创建 BOM 获取报价