EPM7160STC100-10N vs EPM7160STI100-10 对比

详细并排对比 EPM7160STC100-10N 出自 Altera 和 EPM7160STI100-10 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM7160STC100-10N EPM7160STI100-10
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $15.95 $90.43
Family MAX 7000S MAX 7000S
Macrocells 160 160
User I/Os 84 84
Equivalent Gates 3.2K —
Propagation Delay (tPD) 10 ns 10 ns
Internal Operating Frequency 167 MHz max —
Supply Voltage (VCCINT) 4.75 V to 5.25 V —
I/O Voltage (VCCIO) 3.0 V to 5.25 V (MultiVolt) —
Logic Family CMOS —
Programmable Type In-System Programmable (ISP) via JTAG In-System Programmable (EEPROM)
Configuration Memory EEPROM (non-volatile) —
封装 TQFP-100 (1 mm height, plastic) TQFP-100 (100-pin Thin Quad Flat Pack)
工作温度 0C to +70C (Commercial) -40 C to +85 C (Industrial)
安装类型 Surface Mount Surface Mount
JTAG (IEEE 1149.1) Yes —
PCI Compliance Yes (66 MHz) PCI Local Bus Specification Rev. 2.2 (for -10 speed grade)
RoHS 状态 [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status - not explicitly stated in provided data]
MSL 等级 [DATA_NEEDED: MSL level] [DATA_NEEDED: MSL rating]
Usable Gates — 3,200
Logic Elements / Blocks — 16 Logic Array Blocks (LABs)
Maximum Operating Frequency — 100 MHz
Internal Supply Voltage — 4.75 V to 5.25 V
I/O Supply Voltage — 5.0 V
JTAG / Boundary Scan — IEEE Std. 1149.1 compliant
Lead-Free — [DATA_NEEDED: lead-free status]

数据手册与资源

浏览全部产品 创建 BOM 获取报价