EPM9320RC208-20N vs EPM9320RI208-10N 对比
详细并排对比 EPM9320RC208-20N 出自 Altera 和 EPM9320RI208-10N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况，以确定最适合您设计需求的元器件。
规格对比
| 参数 | EPM9320RC208-20N | EPM9320RI208-10N |
|---|---|---|
| 品牌 | Altera | Altera |
| 分类 | FPGA & CPLD | FPGA & CPLD |
| 生命周期状态 | Obsolete | 有效 |
| 库存状态 | 有库存 | 有库存 |
| 单价（USD） | $0.00 | $27.20 |
| Device Family | MAX 9000 | — |
| Logic Type | Complex Programmable Logic Device (CPLD) | — |
| Usable Gates | 6,000 | 6,000 |
| Macro Cells | 320 | 320 |
| Logic Array Blocks | 20 | — |
| Maximum Pin-to-Pin Delay (tPD) | 20 ns | — |
| Maximum Operating Frequency | 100 MHz | — |
| 电源电压 | 5.0 V | 5 V |
| Configuration Memory | EEPROM (non-volatile) | EEPROM (non-volatile) |
| In-System Programmability | Yes, via IEEE Std. 1149.1 JTAG | Yes (JTAG/ISP) |
| User I/O Pins | 168 | 160 |
| 封装 | 208-pin RQFP (PowerQuad II) | 208-pin RQFP (PowerQuad II) |
| 安装类型 | Surface Mount | Surface Mount |
| 工作温度 | [DATA_NEEDED: operating temperature range] | — |
| RoHS 状态 | [DATA_NEEDED: RoHS status] | Compliant (N suffix = lead-free) |
| Lead Finish | [DATA_NEEDED: lead finish] | Lead-free (matte tin) |
| MSL 等级 | [DATA_NEEDED: MSL level] | [DATA_NEEDED: MSL level] |
| Family | — | MAX 9000 |
| Device Type | — | Complex Programmable Logic Device (CPLD) |
| Logic Array Blocks (LABs) | — | 20 |
| Pin-to-Pin Propagation Delay (tPD) | — | 10 ns |
| Maximum System Clock Frequency | — | 100 MHz |
| I/O Voltage | — | 5 V |
| 工作温度范围 | — | -40C to +85C (industrial) |