EPM9560RI208-15N vs EPM9480RC208-15N 对比

详细并排对比 EPM9560RI208-15N 出自 Altera 和 EPM9480RC208-15N 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EPM9560RI208-15N EPM9480RC208-15N
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $19.45 $0.00
Manufacturer Altera (Intel Programmable Solutions Group) —
Device Family MAX 9000 —
Device Type EPLD (Erasable Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Architecture Multiple Array MatriX (MAX), 3rd generation Multiple Array MatriX (MAX) third-generation
Configuration Memory CMOS EEPROM, in-system programmable EEPROM (non-volatile)
封装 208-pin RQFP (Ruggedized Quad Flat Pack) 208-pin RQFP
Total Pins 356 (per third-party catalog; see _validation_note) —
Package Pin Count 208 —
Terminal Form Gull Wing —
Package Code HFQFP —
User I/Os 216 (per DigiChip specification; see _validation_note) —
Maximum Internal Frequency 145 MHz —
Propagation Delay (tPD) 11.4 ns (15 ns speed grade) —
Speed Grade -15 —
电源电压 5.0 V 5.0 V
工作温度 0C to 70C (Commercial) [DATA_NEEDED: operating temperature range]
Temperature Grade Industrial (per Vyrian/Partstack listings) —
Logic Family CMOS —
Programming Interface IEEE 1149.1 JTAG, 5.0-V in-system —
RoHS 状态 [DATA_NEEDED: RoHS status] ROHS3 Compliant
Family — MAX 9000
Usable Gates — 10,000
Macro Cells — 480
Maximum Frequency — 117.6 MHz
Propagation Delay — 15 ns (speed grade -15)
安装类型 — Surface Mount
In-System Programmability — Yes (ISP via JTAG)
JTAG Interface — IEEE Std. 1149.1
Moisture Sensitivity Level — MSL 3 (168 Hours)
Manufacturer Standard Lead Time — 1-7 Days

数据手册与资源

浏览全部产品 创建 BOM 获取报价