DS90C383MTD - 3.3V 24-Bit LVDS FPD-Link Transmitter | Texas Instruments
料号： DS90C383MTD ✓ 量产中DS90C383MTD 概述
An LVDS FPD-Link transmitter is a specialized interface IC that converts low-voltage digital pixel data into a differential, low-voltage signaling stream suitable for reliable transfer over a cable or PCB trace. Its role in the display hierarchy is serializer interface: graphics data and synchronization signals enter the device, and differential LVDS outputs leave toward a receiver or display timing controller. This reduces signal count compared with parallel display signaling and helps support longer interconnects with low electromagnetic interference.
The verified TI description identifies the DS90C383 as a 3.3 V programmable LVDS transmitter with a 24-bit FPD-Link and a 65 MHz maximum clock. The manufacturer datasheet search result also identifies DS90C383MTD as the 56-pin TSSOP ordering option and references DS90C383SLC as a separate ordering option. The device is associated with a chipset approach that pairs the transmitter with a compatible LVDS receiver. Reported feature material identifies programmable transmitter operation, selectable rising- or falling-edge strobe behavior, single-pixel-per-clock operation, XGA-ready support, and low-power-down consumption, although several detailed electrical limits are not included in the supplied verification text.
The primary engineering role of the DS90C383MTD is therefore to serialize a parallel 24-bit display stream onto a small number of differential LVDS lanes while preserving clocking and data arrangement for a remote display receiver. Its 65 MHz capability corresponds to the maximum pixel-clock performance stated by TI and makes it appropriate for established small-panel and industrial display systems rather than current high-resolution high-refresh display links.
Typical deployments include XGA-compatible flat-panel monitors, industrial HMI panels, embedded control displays, test equipment, and instrumentation. The transmitter should be paired with a receiver that supports the same FPD-Link data rate, lane count, clock polarity, and synchronization scheme. Designers must also verify connector and cable impedance, AC coupling where required by the link implementation, trace length matching, and the receiver's input capability.
The key design consideration is that 65 MHz is the stated upper clock range, not a universal guarantee for every panel timing combination. Pixel-clock rate, blanking intervals, lane count, electrical loading, and receiver tolerance determine whether a particular display timing is supported. This page synthesizes the verified manufacturer and distributor information, identifies the practical replacement constraints, and separates documented facts from parameters that still require confirmation from the full manufacturer datasheet.
直接替换替代料： DS90C383MTD ——相同封装，引脚兼容。需要 PCB 改动的不同封装料号已排除。
DS90CF383MTD
✅ 直接替换📋 参考替代料（不在目录中）
DS90CF383MTDX/NOPB
✅ 直接替换📋 参考替代料（不在目录中）
DS90C383MTD 规格参数
| Product Type | 3.3 V programmable LVDS transmitter |
| Application | 24-bit flat-panel display FPD-Link |
| 电源电压 | 3.3 V |
| Maximum Shift Clock | 65 MHz |
| Minimum Shift Clock | 20 MHz |
| Data Width | 24 bits |
| 接口类型 | LVDS FPD-Link |
| Transmitter Configuration | Programmable |
| Strobe Selection | Rising or falling edge |
| Pixel Format | Single pixel per clock |
| Display Resolution Support | XGA (1024 x 768) ready |
| 封装 | 56-pin TSSOP |
| 安装类型 | Surface mount |
| Power Consumption | < 250 mW typical |
| Power-Down Current | < 0.5 mW total |
DS90C383MTD 56-pin tssop 引脚配置指南
DS90C383MTD（56-pin tssop 封装）的引脚配置。 引脚编号、功能和连接图在制造商数据手册中定义。请参阅该手册以了解确切的封装尺寸和焊接指南。
暂无详细引脚数据： DS90C383MTD.
请参阅 数据手册 以查看完整引脚配置。
典型应用
DS90C383MTD 适用于 6 应用s: XGA Flat-Panel Monitor Interface, Industrial HMI Panel, Embedded Control Display, Test and Measurement Instrumentation, Medical Diagnostic Console Display, Industrial Data Acquisition Panel.
XGA Flat-Panel Monitor Interface
The DS90C383MTD fits an XGA-class flat-panel link because TI identifies the device as XGA ready and supports a 20 MHz to 65 MHz shift-clock range. It can serialize a 24-bit pixel stream and associated synchronization information toward a compatible FPD-Link receiver. Using the 56-pin TSSOP device helps retain established panel timing while reducing parallel routing on the board. The designer must still confirm the target panel's pixel clock, blanking interval, lane arrangement, receiver model, and allowed cable length against the manufacturer specifications. This is a mature display-link use case rather than a general-purpose high-speed video interface.
推荐
Industrial HMI Panel
The DS90C383MTD is appropriate for an industrial human-machine interface when the panel uses a compatible 24-bit FPD-Link architecture and operates within the verified 20 MHz to 65 MHz shift-clock range. Its 3.3 V single-supply operation and programmable transmitter simplify integration with an established graphics engine, while the LVDS output reduces the number of traces traveling to a remote display. Industrial suitability must be confirmed separately through operating-temperature, lifecycle, qualification, and environmental data. The receiver, display timing controller, connector, and cable should all be frozen to a known-compatible chipset before PCB release.
推荐
Embedded Control Display
A DS90C383MTD-based transmitter fits an embedded control display that accepts a parallel pixel bus and sends the data to a remote panel receiver over LVDS. The 65 MHz maximum shift clock supports established display-control systems, while the 56-pin TSSOP package is convenient for surface-mount PCB assembly. The implementation should use controlled-impedance routing and matched differential pairs, with attention to return-path continuity and connector or cable characteristics. Because the device targets FPD-Link rather than general-purpose HDMI or DisplayPort, the embedded graphics engine must generate the expected data and synchronization format.
推荐
Test and Measurement Instrumentation
DS90C383MTD can be used in instrumentation that drives an older flat-panel or controller-based display through a dedicated FPD-Link connection. Its verified maximum shift clock of 65 MHz provides sufficient performance for established display timing while the LVDS interface helps maintain signal integrity over internal panel connections. Instrument designers should budget the 3.3 V supply for the transmitter, use the manufacturer's recommended decoupling and interface network, and verify the power-down behavior of the complete display subsystem. Compatibility with a laboratory panel must be proven at the pixel-clock, strobe, and receiver levels.
推荐
Medical Diagnostic Console Display
The DS90C383MTD may serve a legacy medical diagnostic console that uses a compatible LVDS FPD-Link receiver and a controlled 24-bit display interface. The transmitter's programmable behavior and selectable strobe edge support established panel ecosystems, and its verified low power-down consumption can benefit intermittently used equipment. Medical use does not confer automatic regulatory qualification, so designers must confirm electrical specifications, reliability records, risk controls, and applicable medical standards for the finished system. The LCD or touch display should remain within the supported pixel-clock range, and the complete signal chain should be validated for image integrity.
推荐
Industrial Data Acquisition Panel
A DS90C383MTD transmitter is suitable for a distributed data-acquisition system that presents measurements, alarms, or process graphics on a remote LVDS panel. Moving the display data onto a differential link can improve noise immunity relative to a long parallel bus when the implementation follows the manufacturer's interface guidance. The device supports a 65 MHz shift clock, so it fits established display timing rather than very high-resolution refresh rates. Engineering should verify cable length, receiver equalization or AC-coupling requirements, connector geometry, grounding, and the display controller's supported data format. Power-down control can also help reduce standby consumption in portable installations.
推荐
推荐产品汇总
工程参考数据： DS90C383MTD ——对比、设计指导和合规信息。
选型指南
与替代料对比
| 参数 | 本产品 | DS90CF383MTD | DS90CF383MTDX/NOPB |
|---|---|---|---|
| Package | 56-pin TSSOP | 56-pin TSSOP - same package | 56-pin TSSOP - same package |
| Brand | Texas Instruments | Texas Instruments | Texas Instruments |
| Device Type | Programmable LVDS FPD-Link transmitter | FPD-Link serializer or deserializer family candidate | FPD-Link family candidate |
关键差异点
- Documented 24-bit programmable transmitter configuration （对比 DS90CF383MTD)
- Explicit 20 MHz to 65 MHz shift-clock support （对比 DS90CF383MTDX/NOPB)
- Selectable rising- or falling-edge strobe （对比 DS90CF383MTD)
- Established single-pixel-per-clock display architecture （对比 DS90CF383MTDX/NOPB)
设计说明
Route each LVDS differential pair as a controlled-impedance structure with continuous reference planes and tightly matched length and spacing. Keep the transmitter output path away from clocks, switching supplies, and high-slew-rate digital signals. The verified results do not prescribe trace impedance or length, so obtain those values from the full DS90C383 datasheet and receiver documentation before signoff.
Design the 3.3 V rail with the decoupling, noise, and transient-response requirements stated in the manufacturer application guidance. Place the required input capacitors directly at the appropriate supply and ground pins, and check startup sequencing against the paired receiver. The verified feature summary reports power-down consumption below 0.5 mW, but it does not provide the detailed current limits needed for a complete power budget.
Do not treat the 65 MHz figure as permission to run every display timing at 65 MHz. Pixel-clock rate, blanking periods, lane mapping, strobe edge, cable length, and receiver tolerance all affect valid operation. Confirm the exact supported resolution and timing list in the manufacturer documentation, and use a receiver from the intended compatible chipset rather than choosing solely by package or nominal clock rate.
Preserve the manufacturer's recommended relationship between the clock, data, and differential output pins. Avoid adding test pads or routing stubs directly to high-speed LVDS pairs unless their effect has been evaluated. If the transmitter and receiver are connected through a cable or connector, verify differential impedance, pair twist, connector loss, and ground references across the complete interconnect rather than only on the PCB.
合规信息
The supplied verification results do not explicitly state RoHS, REACH, lead-free, halogen-free, or conflict-minerals status. AEC-Q100 is not applicable because this is a display interface IC rather than an explicitly automotive-qualified device in the provided data.
