Microchip Technology

PIC32MX675F512H-80I/MR - 80MHz MIPS 32-bit MCU 512KB Flash | Microchip

料号: PIC32MX675F512H-80I/MR ✓ 量产中
有现货 1-3 个工作日内发货
2.3 V to 3.6 V (2.5V/3.3V typ) Vdss 64-pin VQFN (9x9 mm) with EP Package 80 MHz Speed 512 KB (512K x 8) Memory
低至 $4.2 USD / 件
最小起订量: 1 |
价格更新于: 2026-10-03
批量定价
数量 单价 小计
1 $6.62 $6.62
10 $6.04 $60.40
100 $5.35 $535.00
500 $4.79 $2,395.00
1,000 $4.2 $4,200.00
ℹ️ 所有价格均以 USD 计价

PIC32MX675F512H-80I/MR 概述

The Microchip Technology PIC32MX675F512H-80I/MR is a 32-bit MIPS M4K microcontroller delivering 80 MHz of core performance with 512 KB of Flash program memory and 64 KB of SRAM, packaged in a 64-pin VQFN (9x9 mm). It integrates a 10/100 Mbit Ethernet MAC, USB 2.0 full-speed OTG, two CAN 2.0b modules, and an extensive mix of serial peripherals including 5x I2C, 4x SPI, and 6x UART.

A 32-bit microcontroller is a programmable processor built around a 32-bit data path, allowing it to handle larger arithmetic operations and address wider memory spaces than 8-bit or 16-bit devices. The PIC32MX family combines MIPS32 architecture cores with Microchip's PIC proprietary peripheral libraries, positioning it within a broader hierarchy of embedded MCU -> 32-bit MCU -> application-specific MCU. This places the PIC32MX at the upper tier of general-purpose microcontrollers, suitable for industrial connectivity and HMI applications.

Key features of this device include 53 digital I/O pins, 8 DMA channels, 5 general-purpose timers, two comparators, 16-bit parallel master port for external bus access, and 10-bit ADC with up to 1 Megasample-per-second conversion. Operating voltage spans 2.3V to 3.6V, and the industrial temperature range of -40C to +85C supports deployment in factory automation, building control, and rugged commercial environments.

The architectural core uses the MIPS32 M4K microAptiv pipelined CPU, which delivers 1.56 DMIPS per MHz and supports the MIPS16e instruction set for code density. DMA, dedicated peripheral bus matrix, and zero-overhead hardware multiply/divide deliver deterministic interrupt response and high throughput for Ethernet, USB, and graphics tasks.

Typical applications include industrial Ethernet gateways, USB-to-UART bridges, CAN-based automotive body controllers, and embedded HMI panels with TFT displays. On-chip Ethernet MAC plus MII/RMII interface simplifies connected sensor node designs; paired with Microchip's free TCP/IP stack (MLA), designers reach network-ready designs without external PHY controllers.

When designing with the PIC32MX675F512H-80I/MR, ensure the VQFN-64 (9x9 mm) thermal pad is soldered to a sufficient copper area on the PCB. For applications exceeding 40 MHz, plan the PCB for 4-layer routing to maintain signal integrity on the parallel master port and EMI-sensitive analog inputs. Code development is fully supported by MPLAB X IDE and Harmony framework.

This page synthesizes distributor pricing, drop-in same-package alternatives, and design considerations not found in a single manufacturer or distributor source. All values were cross-referenced against Microchip's PIC32MX5XX/6XX/7XX family datasheet (DS60001156).

直接替换替代料: PIC32MX675F512H-80I/MR ——相同封装,引脚兼容。需要 PCB 改动的不同封装料号已排除。

本系列中的变体

可与以下型号直接替换的同系列型号: PIC32MX675F512H-80I/MR (相同外形与封装尺寸) ——差异在于 Package, ADC, Core Architecture, CAN, DMA Channels.

Microchip Technology
Package: 64-pin VQFN (MR) 9x9 mm with EP
ADC: 16-channel 10-bit, up to 1 Msps
Core Architecture: MIPS32 M4K 32-bit RISC
Microchip Technology
Package: 64-pin QFN (MR) 9x9 mm
ADC: 16-channel, 10-bit
Core Architecture: MIPS32 M4K
Microchip Technology
Package: 64-pin VQFN (9x9 mm) with exposed pad
ADC: 10-bit, 16-channel, up to 1 Msps
Core Architecture: MIPS32 M4K 32-bit
Microchip Technology
Package: 64-VQFN (MR) 9x9 mm with exposed pad
ADC: 16 channels, 10-bit
Core Architecture: MIPS32 M4K, 5-stage pipeline, Harvard
Microchip Technology
Package: 64-VQFN (MR) 9x9 mm with exposed pad
Core Architecture: 32-bit RISC, 5-stage pipeline
CAN: 2 x CAN 2.0b (1024 buffers)
Microchip Technology
Package: 64-VQFN (9x9 mm)
ADC: 16-channel 10-bit 500 ksps
Core Architecture: MIPS32 M4K (32-bit RISC)
Microchip Technology
Package: 64-pin VQFN (MR), 9x9x0.9 mm
ADC: 10-bit, up to 16 channels, 1 Msps
CAN: 2 x CAN 2.0b with 1024 message buffers

快速对比工具——选择替代料号进行并排对比:

该产品暂无直接替换替代料。

请求替代料

PIC32MX675F512H-80I/MR 最大额定值与电气特性

Core Architecture MIPS32 M4K microAptiv (PIC32)
Core Frequency 80 MHz
Program Memory (Flash) 512 KB (512K x 8)
Data Memory (SRAM) 64 KB
Operating Voltage Range 2.3 V to 3.6 V (2.5V/3.3V typ)
工作温度范围 -40C to +85C (Industrial)
Digital I/O Pins 53
DMA Channels 8
Timers (16/32-bit) 5
Analog Comparators 2
ADC 10-bit, 1 Msps, up to 16 channels
Parallel Master Port (PMP) 16-bit
Ethernet MAC 10/100 Mbit, MII/RMII
USB USB 2.0 Full-Speed OTG
CAN 2x CAN 2.0b
I2C / SPI / UART 5 / 4 / 6
封装 64-pin VQFN (9x9 mm) with EP
安装类型 Surface Mount
RoHS 状态 Compliant (MR suffix, lead-free)
MSL 等级 3 (per Microchip packaging spec)

PIC32MX675F512H-80I/MR 64-pin vqfn (9x9 mm) with ep 引脚配置指南

PIC32MX675F512H-80I/MR(64-pin vqfn (9x9 mm) with ep 封装)的引脚配置。 该数字 IC 包含 GPIO、通信接口(UART、SPI、I2C)和电源引脚。请参阅制造商数据手册以了解复用引脚功能和配置选项。对嵌入式系统设计和 PCB 布局至关重要。

PIC32MX675F512H-80I/MR 的 64-pin vqfn (9x9 mm) with ep 封装引脚图

暂无详细引脚数据: PIC32MX675F512H-80I/MR.

请参阅 数据手册 以查看完整引脚配置。

典型应用

PIC32MX675F512H-80I/MR 适用于 3 应用s: 嵌入式系统, 物联网设备, 工业控制.

🧩

嵌入式系统

使用 PIC32MX675F512H-80I/MR 在嵌入式应用中进行核心处理。

🌐

物联网设备

由 PIC32MX675F512H-80I/MR 驱动的智能联网设备。

🏭

工业控制

使用 PIC32MX675F512H-80I/MR 的自动化和控制系统。

What is the core architecture and clock speed of PIC32MX675F512H-80I/MR?
The PIC32MX675F512H-80I/MR uses the MIPS32 M4K microAptiv 32-bit CPU core clocked at up to 80 MHz, achieving 1.56 DMIPS/MHz and 80 MHz peak performance. The M4K core is fully supported by GCC-based and MPLAB XC32 toolchains, and includes MIPS16e code compression to reduce Flash footprint. Per the Microchip PIC32MX5XX/6XX/7XX family datasheet (DS60001156), this part executes single-cycle multiply and hardware divide in pipelined fashion.
How much Flash and SRAM memory does PIC32MX675F512H-80I/MR have?
The PIC32MX675F512H-80I/MR integrates 512 KB of Flash program memory and 64 KB of SRAM. The Flash is organized as 512K x 8 with ECC support on the lower 32 KB. This memory capacity comfortably accommodates full TCP/IP + USB stacks alongside application code, and SRAM supports large protocol buffers such as HTTP/TLS scratchpads.
What integrated connectivity peripherals does PIC32MX675F512H-80I/MR offer?
The PIC32MX675F512H-80I/MR integrates a 10/100 Mbit Ethernet MAC with MII/RMII interface, USB 2.0 full-speed OTG, two independent CAN 2.0b controllers, 5x I2C, 4x SPI, and 6x UART ports. This connectivity portfolio makes it well suited for industrial gateways, USB-to-UART bridges, and CAN-based automotive body modules. All communication blocks share 8 DMA channels for offloading the CPU.

工程参考数据: PIC32MX675F512H-80I/MR ——对比、设计指导和合规信息。

合规信息

RoHS
Compliant
REACH
Compliant
AEC-Q100
Not Applicable
无铅
Yes
无卤
Unknown
冲突矿物
Compliant

RoHS compliance inferred from MR (lead-free QFN) suffix per Microchip part numbering convention; reach and conflict-minerals declarations follow Microchip corporate compliance statements.

数据核验日期: 2026-10-03 ——数据由 XAIPART 元器件工程团队核验和整理

相关搜索

PIC32MX675F512H-80I/MR PIC32MX675F512H-80I/MR datasheet Microchip PIC32MX675F512H PIC32 VQFN-64 80MHz microcontroller MIPS M4K 512KB flash MCU PIC32 Ethernet USB CAN microcontroller PIC32MX675 vs PIC32MX575 buy PIC32MX675F512H-80I/MR PIC32MX675 price DigiKey Mouser what package is PIC32MX675F512H-80I/MR PIC32MX industrial Ethernet gateway MCU MPLAB Harmony PIC32MX support

相关元器件 & 术语

Microchip Technology PIC32MX675F512H-80I/MR PIC32MX MIPS32 M4K microAptiv MIPS16e 32-bit microcontroller MCU Ethernet MAC MII RMII USB OTG CAN 2.0b I2C SPI UART DMA VQFN-64 VQFN (9x9 mm) RoHS MPLAB Harmony MPLAB XC32 Parallel Master Port 10-bit ADC
快速报价
填写完整信息——我们的销售团队将在 24 小时内回复
料号 制造商 封装 QTY 目标价 小计
合计: $0.00 USD
✓
报价已提交!

我们将在 24 小时内回复您的邮件

1
询价已提交
2
已收到报价
3
已下单
4
支付
5
已发货
6
已送达
查看询价详情