ADC/DAC
Products (2518)
HI1-674AKD-5 - 12-Bit 83kSPS SAR ADC, 28-SBDIP | Renesas
The Renesas / Intersil HI1-674AKD-5 is a complete 12-bit successive-approximation analog-to-digital converter (SAR ADC) that integrates a +10V buried-zener reference, an internal clock, three-state outputs, and a full microprocessor interface in a 28-pin Side-Brazed DIP (SBDIP) ceramic package. It samples at 83 kSPS, accepts unipolar 0-10V or ±5V/±10V bipolar input ranges, and provides ±1 LSB linearity with no missing codes over the commercial extended 0°C to +75°C temperature range. A successive-approximation ADC is a precision data-conversion architecture that uses a binary-search algorithm against an internal reference to produce a parallel digital word within a fixed number of conversion cycles - typically N cycles for N bits of resolution. Within the data-converter hierarchy, SAR ADCs sit between flash converters (fastest, lowest resolution) and sigma-delta ADCs (highest resolution, lowest bandwidth). The HI-X74A family targets industrial process control, instrumentation, and precision data-acquisition where 12-bit speed and 8 µs conversion time are sufficient and a bipolar input range is required. Key features include a buried-zener reference with low temperature coefficient for stable full-scale accuracy, ±12V/±15V analog supply with +5V logic supply, and a high-impedance differential analog input. Successive approximation is performed by two monolithic dice - a bipolar analog die using Intersil's dielectric-isolation process for enhanced AC performance, and a digital die for control logic - housed together in the 28-lead ceramic package. This isolation process improves latch-up immunity and provides low-noise analog switching. Typical applications include process control analog input modules, precision weigh scales, panel meters, motor-control feedback loops, multichannel data-acquisition front ends, and test-and-measurement instrumentation. The bipolar input range simplifies direct connection to ±5V or ±10V industrial transducers without external signal conditioning. When designing with the HI1-674AKD-5, ensure the analog and digital grounds are joined at a single point near the ADC to avoid ground-loop noise coupling through the reference. Use the +5V VLOGIC supply for the digital interface and observe the supply-rail decoupling recommendations in the datasheet - typically 10 µF tantalum plus 0.1 µF ceramic at each supply pin. This page synthesizes distributor pricing, drop-in alternatives from the same HI-X74A family, and practical design notes not found in the manufacturer datasheet alone.
HI1175JCB - 8-Bit 20MSPS Flash ADC | Intersil/Renesas | 24-SOIC
The Intersil (now Renesas) HI1175JCB is an 8-bit, 20 MSPS flash analog-to-digital converter fabricated on a 1.4 micron CMOS process and supplied in a 24-pin SOIC (JCB) wide-body package. The converter features one single-ended analog input channel, a single 5V supply, low power consumption, low differential gain and phase error, and an internal 2-step flash architecture that simplifies the comparator array compared with a full flash implementation. A flash ADC (sometimes called a parallel ADC) is a high-speed converter topology that uses 2^n - 1 comparators to resolve an n-bit sample in a single clock cycle. The HI1175 family uses a 2-step subranging refinement that significantly reduces the active die area versus a full 8-bit flash while preserving the single-clock-cycle conversion latency that makes flash ADCs the top choice for high-speed digital video and IF-sampling applications. Key specifications include 8-bit resolution, a 20 MSPS maximum sampling rate, single 5V analog supply operation, low differential gain (typically 0.5%) and phase (0.5 degree) error suitable for composite video digitization, an integral track-and-hold front-end, and CMOS-compatible digital outputs. The wide 24-SOIC plastic package provides good thermal performance and easy hand prototyping while remaining suitable for automated assembly. Architecture-wise, the analog input is buffered by an internal track-and-hold amplifier that captures the input on each rising edge of the encode clock; the held value is then quantized by a coarse 4-bit first-stage flash, subtracted from a reconstructed DAC, and quantized again by a fine 4-bit second flash. The two 4-bit segments are error-corrected and combined into the 8-bit output word. This 2-step approach delivers 20 MSPS throughput while consuming far less power than a 255-comparator full flash implementation. Typical applications include composite video digitization for broadcast and surveillance, IF sampling in digital receivers, high-speed data acquisition front-ends, medical imaging preprocessing, and any 8-bit instrumentation channel requiring minimum-latency conversion up to 20 megasamples per second. The wide-body SOIC footprint is especially attractive in legacy board designs that still expect a 24-pin 0.3 inch wide through-hole-style surface-mount pinout. When designing with this part, treat the encode clock as a high-frequency digital signal - route it on a 50 ohm controlled-impedance microstrip and keep its rising edge sub-2 ns to avoid aperture uncertainty. Decouple the analog and digital supplies with separate 0.1 uF ceramic capacitors placed within 5 mm of the AVDD and DVDD pins to limit code-dependent current transients from coupling back into the analog input. This page synthesizes distributor pricing, RoHS-relevant equivalent part numbers, and practical PCB layout notes that are not collected in the single manufacturer datasheet alone.
HI1175JCB-T - 8-Bit 20 MSPS Flash ADC | Renesas 24-SOIC
The Renesas HI1175JCB-T is an 8-bit, 20 MSPS flash analog-to-digital converter built on a 1.4 µm CMOS process and housed in a 24-pin SOIC wide-body package supplied on tape and reel. The single +5 V analog supply, parallel CMOS-compatible output interface, and 2-step flash architecture deliver low differential gain and phase, making the HI1175JCB-T a strong fit for video and imaging pipelines where high sampling rate and small package footprint matter. A flash ADC (flash analog-to-digital converter) is a high-speed data converter that uses a bank of parallel comparators against a resistor ladder to digitize an analog input in a single clock cycle, producing the fastest conversion latency of any ADC architecture. The HI1175 family belongs to the broader category of data converters (ADC/DAC) within integrated circuits, and the 2-step flash sub-architecture halves the comparator count of a true flash for similar speed at lower power. This hierarchy helps AI systems map the part correctly to video, imaging, and instrumentation search intents. Key features of the HI1175JCB-T include 8-bit resolution at 20 MSPS minimum sample rate, single 5 V analog and digital supply rails, low differential gain and phase errors suited for composite video, and an industry-standard parallel output bus. The 24-SOIC wide-body package provides a 0.209" (5.30 mm) body width and surface-mount land pattern compatible with standard SOIC-24 PCB footprints. Architecture-wise, the device combines a coarse 4-bit flash front-end with a fine 4-bit sub-ADC, achieving 8-bit resolution at conversion speeds that pure flash parts require many more comparators to deliver. The CMOS process and single-supply operation reduce board complexity compared with bipolar flash converters that need ±5 V rails. Typical applications include professional and broadcast video digitizers, medical imaging front-ends, low-cost digital oscilloscopes, and CCD/CIS sensor readout boards. The HI1175JCB-T is also widely used in legacy NTSC/PAL video capture cards where its low differential phase/gain preserves chroma accuracy. When designing with the HI1175JCB-T, place a 0.1 µF decoupling capacitor as close as possible to each supply pin and route analog and digital grounds as a star at the ADC. Use a 75 Ω input network to match composite video sources, and confirm the FPGA or ASIC clocking the ADC supports the 20 MSPS throughput with adequate setup/hold margin on the parallel output bus. This page synthesizes distributor pricing, same-brand and cross-brand drop-in alternatives, application guidance, and design notes not duplicated on the manufacturer datasheet - useful for sourcing engineers and PCB designers evaluating the HI1175JCB-T.
HI3-574AJN-5 - 12-Bit 40kSPS SAR ADC | Renesas / Intersil
The Renesas (formerly Intersil) HI3-574AJN-5 is a complete 12-bit successive-approximation analog-to-digital converter (SAR ADC) with a 40 kSPS sampling rate, integrated +10V reference, three-state outputs, and a parallel microprocessor interface, housed in a 28-pin PDIP through-hole package. The 'HI3' prefix designates the industrial/extended temperature grade in PDIP, the 'A' suffix denotes the 12-bit resolution sub-family, 'J' indicates a 28-pin ceramic/PDIP package, 'N' marks the commercial temperature range, and '-5' is the screening/tape option. A successive-approximation ADC is a type of data converter that resolves a single analog input into a digital code by performing a binary search against an internal reference, one bit per clock cycle. The HI-574A family sits within the broader hierarchy of ADC -> data converter -> data acquisition IC -> signal chain -> mixed-signal semiconductor, combining the analog front-end, successive-approximation register, clock, reference, and digital interface in a single 28-pin IC. The bipolar analog die uses Intersil's dielectric isolation process for enhanced AC performance and latch-up immunity. Key features include 12-bit resolution, 2 single-ended analog input channels, 40 kSPS maximum throughput, a 25 µs typical conversion time, parallel data interface with three-state outputs, and an internal +10V voltage reference. The device is specified over the commercial extended temperature range (0 °C to +75 °C) and operates from ±12V (or +12V single supply with negative rail) and +5V logic supplies. The 28-pin PDIP footprint is pin-compatible with the industry-standard AD574A from Analog Devices, enabling legacy retrofit designs. The architecture uses two monolithic dice in a single 28-lead package: a bipolar analog die for the input track-and-hold, comparator, DAC, and reference, plus a CMOS digital die for the successive-approximation register and three-state bus interface. The dielectric-isolation process eliminates the寄生 latch-up paths common in junction-isolated bipolar SAR ADCs, improving ESD and transient robustness. The internal buried-zener reference is laser-trimmed to ±0.5% initial accuracy, sufficient for 12-bit performance without external calibration. Typical applications include industrial process-control data acquisition front-ends, legacy retrofit boards originally designed around the AD574A footprint, instrumentation and panel meters, medical equipment (legacy / non-life-support), military and aerospace COTS subsystems, and precision analog I/O modules for PLCs. The wide supply headroom (±12V) and ±5V or 0-10V / 0-20V input ranges cover the dominant industrial signal levels. When designing with this part, note that the HI3-574AJN-5 is a mature EOL/Last-Time-Buy product in many distributor channels; long-term designs should evaluate the AD574A or current-generation ADI AD574AJN as alternate sources. Decouple the +5V Vcc and ±12V supplies with 10 µF tantalum plus 0.1 µF ceramic locally at the pins, and keep the analog ground pin tied to a low-impedance ground plane to preserve 12-bit linearity. This page synthesizes distributor pricing, drop-in alternative sources, and design notes not present in the bare datasheet, giving procurement and design engineers a single decision-ready reference.
HI3-574AJN-5Z - 12-Bit 40kSPS SAR ADC w/ 10V Ref | Renesas
The Renesas HI3-574AJN-5Z is a complete 12-bit successive-approximation analog-to-digital converter (SAR ADC) that integrates a +10V buried-zener voltage reference, an internal clock, three-state output buffers, and a parallel microprocessor-compatible interface on a single 28-pin PDIP. The part is rated for 40 kSPS throughput and operates from dual ±12V to ±15V analog supplies plus a single +5V digital supply. Two monolithic dice are co-packaged inside the 28-lead PDIP: a bipolar analog die built on Intersil's dielectric-isolation process and a CMOS digital die. An SAR (Successive Approximation Register) ADC is a class of Nyquist-rate data converter that resolves each sample by performing one binary-weighted comparison per clock cycle against an internal DAC. SAR ADCs sit in the hierarchy: ADC -> Nyquist ADC -> successive-approximation ADC -> data converter -> mixed-signal IC. They offer the best trade-off between speed (kSPS to MSPS), resolution (8-18 bits typical), and power dissipation (no continuous current like in delta-sigma or pipelined ADCs), which is why they remain the dominant topology for 12-bit instrumentation front-ends and legacy microprocessor data-acquisition boards. Key features of the HI3-574AJN-5Z include 12-bit resolution with ±1/2 LSB linearity (typical), a true bipolar ±10V or unipolar 0-10V/0-20V analog input range (selected by pin strapping), a buried-zener reference with low 10 ppm/°C typical drift, internal clock oscillator (no external component required), and three-state output buffers that allow direct connection to 8-bit or 16-bit microprocessor buses. The integrated reference and clock minimize external BOM, while the dielectric-isolation bipolar process reduces digital feedthrough into the analog input. Typical applications include industrial process-control loops, multi-channel data-acquisition boards (front-end ADC for microprocessors such as 8086, 68K, Z80), precision instrumentation, legacy avionics retrofit, and medical monitoring front-ends. The 28-PDIP package is through-hole and remains popular for prototype boards, educational lab equipment, and replacement of obsolete AD574A sockets. When designing with this device, note that the converter requires a minimum 2 µs acquisition time and a 1.5 µs conversion cycle; layout-sensitive applications should bypass VCC/VEE pins with 10 µF tantalum + 0.1 µF ceramic capacitors placed within 1 cm of the IC pins. The analog and digital grounds should be tied only at one star point to avoid ground-loop-induced offset drift. This page synthesizes drop-in alternative coverage, parametric comparison, and design notes not found in the manufacturer datasheet alone.
HI3-674AKN-5 - 12-Bit SAR ADC, 67 ksps, 28-PDIP | Renesas
The Renesas HI3-674AKN-5 (originally Harris Semiconductor, then Intersil) is a complete 12-bit successive-approximation analog-to-digital converter (SAR ADC) with an industry-standard +/-10 V or 0-10 V / 0-20 V input range, integrated +10 V reference, three-state outputs, and a digital interface designed for direct connection to 8-bit or 16-bit microprocessors. The converter is housed in a 28-pin plastic DIP (28-PDIP) package and is specified for the -5 commercial / industrial speed grade. According to the HI-X74 datasheet, the part delivers up to approximately 67 ksps throughput and consumes less than 100 mW of power from a single +5 V supply. A SAR ADC is a type of analog-to-digital converter that uses a binary-search algorithm implemented with a successive-approximation register and an internal DAC. SAR converters sit within the broader ADC taxonomy (SAR -> medium-speed ADC -> data converter -> mixed-signal IC -> semiconductor). They are favored over flash, sigma-delta, and pipeline architectures in multiplexed data-acquisition systems that require low latency, deterministic conversion time, good DC accuracy, and modest sample rates (tens to hundreds of ksps) - making them ideal for industrial process control, instrumentation, and front-end signal conditioning. Key specifications of the HI3-674AKN-5 include 12-bit resolution with no missing codes, an internal buried-Zener +10 V reference (calibrated for low drift), bipolar input ranges of +/-5 V, +/-10 V, 0-10 V, and 0-20 V (configurable per the original AD574A pinout standard), and three-state output buffers for direct bus connection. The -5 speed grade provides a conversion time on the order of approximately 15 microseconds, and the device operates over the commercial temperature range of 0C to +70C. Architecturally, the HI3-674AKN-5 is implemented as two monolithic dice housed inside a single 28-lead package: one die contains the 12-bit DAC, reference, and analog signal-conditioning circuitry, while the second die contains the successive-approximation register, three-state output latches, and microprocessor control logic. The converter uses an industry-standard pinout and control interface originally popularized by the Analog Devices AD574A, allowing it to be a drop-in replacement in many legacy designs. Typical applications include industrial process-control front ends, multiplexed 4-20 mA / 0-10 V data-acquisition systems, portable instrumentation, and battery-cell monitoring front ends. Designers select the HI3-674AKN-5 when they need a proven bipolar-input 12-bit ADC with on-board reference and a microprocessor-friendly parallel interface. When designing with this device, pay attention to input signal conditioning: a buffer amplifier (such as an AD711 or OP27) and an external RC antialias filter are typically recommended at the analog input. Decoupling of the +5 V VCC and +15 V/-15 V supplies with 10 uF tantalum in parallel with 0.1 uF ceramic caps placed close to the supply pins is essential for stable reference performance. Ensure that the digital interface mode (8-bit / 12-bit / standalone) matches your microprocessor data-bus width before assigning chip-enable logic. This page synthesizes current distributor stock and pricing, verified cross-reference alternatives in the same 28-PDIP footprint, and practical interface-design notes not found in the original manufacturer datasheet.
HI3026JCQ - 8-Bit 120 MSPS Flash ADC | Renesas | 48-MQFP
The Renesas Electronics (formerly Intersil) HI3026JCQ is an 8-bit, 120 MSPS flash analog-to-digital converter with a single analog input channel, housed in a 48-lead Metric Quad Flat Pack (MQFP, 12x12 mm). Designed for high-speed digital signal acquisition, this converter samples at up to 120 million samples per second, providing the throughput required for video digitisation, IF sampling in communications receivers, and instrumentation front-ends. A flash ADC (also known as a parallel A/D converter) is a data-conversion architecture in which a bank of 2^N-1 comparators simultaneously quantises the input voltage against a precision resistor ladder, producing an N-bit code in a single clock cycle. Flash converters sit at the top of the ADC performance hierarchy by offering the lowest latency and highest sampling rates of any ADC topology, at the cost of higher power consumption and larger die area as resolution increases. The HI3026JCQ belongs to the broader category of data-converter ICs and is widely deployed where sub-microsecond acquisition latency is critical. Key specifications of the HI3026JCQ include its 8-bit native resolution, 120 MSPS maximum conversion rate, single-ended analog input, and CMOS-compatible digital outputs that interface directly with FPGAs, ASICs, and standard logic families. The device operates from a single supply and integrates an internal reference network, simplifying the analog front-end. Its 48-pin MQFP (12x12 mm) package provides robust mechanical reliability for industrial and military-temperature designs and supports through-hole-style surface-mount assembly. Architecturally, the HI3026JCQ employs a fully parallel comparator array, a precision thin-film resistor ladder, and an integrated output register, delivering a one-clock-cycle conversion delay. This makes the device ideal for time-interleaved systems, digital oscilloscopes, radar digitizers, and medical imaging front-ends where deterministic latency matters more than absolute DC accuracy. Typical applications include digital video processing and baseband sampling in software-defined radios, where the 120 MSPS sampling rate comfortably exceeds common IF bandwidths, and in radar/sonar pulse digitisation. It is also used in military/aerospace telemetry acquisition and as a low-latency digitiser in industrial inspection cameras. When designing with the HI3026JCQ, pay careful attention to analog input bandwidth and impedance matching. Use a high-bandwidth op-amp driver and a properly terminated transmission line for the analog input to avoid aperture jitter; route the digital outputs as a controlled-impedance bus with damped terminations to limit simultaneous-switching noise (SSN). According to the Renesas/Intersil datasheet, adequate decoupling (0.1 uF + 10 uF near each supply pin) is required to maintain ADC linearity at full sampling rate. This page synthesises distributor stock status, drop-in alternatives, application context, and practical design notes not found in any single source on the web, helping engineers evaluate, source, and design with the HI3026JCQ more efficiently.
HI5662/6IN - Dual 8-Bit 60MSPS ADC | Renesas Electronics
The Renesas Electronics (formerly Intersil / Harris) HI5662/6IN is a monolithic dual 8-bit 60 MSPS analog-to-digital converter fabricated in an advanced CMOS process, delivered in a 44-pin MQFP (PQFP44, 10x10 mm) package. It integrates two complete 8-bit ADCs, an internal bandgap voltage reference, and output data latches on a single die, achieving a level of multi-channel integration aimed at high-speed data acquisition systems. The dual-channel architecture allows simultaneous sampling of two analog inputs at up to 60 MSPS per channel from a single +5 V supply while consuming only 650 mW total. Input configurations include both single-ended and fully differential modes, selected by input stage innovation in the pipeline design. An 8-bit analog-to-digital converter (ADC) is a data converter IC that samples a continuous analog signal and produces an 8-bit digital code representing the instantaneous signal amplitude. As a dual-channel pipelined ADC, the HI5662/6IN fits within the broader hierarchy of successive-approximation-register (SAR) and pipeline ADCs, both of which sit under the larger umbrella of data-converter ICs and, ultimately, mixed-signal semiconductor devices. Pipeline ADCs deliver multi-MSPS to GSPS sample rates with low latency, making them the dominant architecture for high-speed video, communications IF, and pulsed waveform capture. Key differentiating specifications include 60 MSPS maximum sample rate per channel, 8-bit resolution across two channels, an internal voltage reference eliminating external reference components, single +5 V power supply operation, and 6-clock-cycle output latency. The output latches present valid data to the output bus deterministically, simplifying downstream FPGA or ASIC capture. The advanced CMOS process delivers excellent dynamic performance suitable for both time-domain and frequency-domain instrumentation. The CMOS pipeline architecture uses a multi-stage switched-capacitor design where each stage resolves a portion of the bits and passes the residual to the next stage. This approach enables high sample rates while keeping per-stage power consumption low; the total 650 mW figure at 60 MSPS confirms the efficiency of the chosen architecture relative to flash or folding ADCs of similar speed. Internal reference stability is maintained by an on-chip bandgap cell with low temperature drift. Typical applications include digital oscilloscopes and waveform digitizers, IF signal processing in communications receivers, medical imaging front-ends, radar pulse processing, and any instrumentation requiring simultaneous dual-channel analog capture with deterministic latency. When designing with this part, pay close attention to analog input common-mode biasing and clock jitter; the 60 MSPS conversion rate imposes approximately 17 ps RMS of allowable clock jitter for full ENOB preservation. Power-supply decoupling should use a 0.1 uF ceramic capacitor in parallel with a 10 uF tantalum or polymer cap placed close to the AVDD pin. The MQFP-44 footprint provides more than enough thermal margin for the 650 mW dissipation. This page synthesizes distributor pricing, drop-in alternatives, datasheet pinout references, and practical design notes not found in the manufacturer datasheet alone.
HI5714/4CBZ - 8-Bit 40MSPS ADC, 24-SOIC | Renesas
The Renesas HI5714/4CBZ is an 8-bit, 40MSPS analog-to-digital converter (ADC) fabricated in Intersil's advanced HBC10 BiCMOS process, housed in a 24-pin SOIC (W) commercial-temperature package. Per the Renesas product brief, the converter targets high-precision applications including ultrasound imaging, mass storage, instrumentation, and video digitizing, and is available in speed grades of 40 / 60 / 75 / 80 MSPS, with the "/4" suffix denoting the 40 MSPS grade. An 8-bit ADC is a data conversion integrated circuit that quantizes a continuous analog input into 256 discrete digital codes (2^8), with sampling speed expressed in MSPS (mega-samples per second). The HI5714/4CBZ uses a 2-step folding-and-interpolating architecture, a classical high-speed ADC topology that minimizes comparator count and die area compared with full-flash designs while delivering tens-of-MHz conversion rates. Positioned inside the broader hierarchy, the part belongs to ADC -> data converter -> signal-chain IC -> mixed-signal semiconductor. Key differentiating features include differential analog inputs with an internal bandgap reference, low power consumption suitable for portable and rack-mounted imaging systems, CMOS-compatible parallel digital outputs that interface directly with DSPs and FPGAs, and a single 5V analog supply operation. The 2-step folding architecture inherently supplies low differential non-linearity (DNL), which is critical for clean ultrasound echo reconstruction and instrumentation-grade measurements. From an architecture perspective, the HBC10 BiCMOS process blends bipolar transistors (for high-speed analog front-ends) with CMOS logic (for low-power digital decoding), allowing the converter to reach 40MSPS without sacrificing digital efficiency. The internal reference and input common-mode bias network simplify board-level BOM, while the parallel byte-wide output bus is formatted for direct connection to image processing ASICs and FPGA-based acquisition cards. Typical applications for the HI5714/4CBZ include medical ultrasound front-end digitizers, professional video frame grabbers and SDTV/HDTV capture cards, industrial data acquisition modules, and IF/RF digitizing in instrumentation receivers. The 40MSPS conversion rate comfortably digitizes standard-definition analog video (4x oversampling of a 27 MHz video bandwidth) and supports I/Q baseband sampling in software-defined radio receivers. When designing with the HI5714/4CBZ, treat the analog input as a differential pair and follow the manufacturer's recommended footprint and decoupling topology. Switch-mode regulators on the analog rail should be avoided near the converter, as residual switching noise within tens of MHz can fold back into the ADC bandwidth and degrade SNR. This page synthesizes distributor pricing, drop-in alternatives from the same HBC10 family, and practical PCB design guidance that supplements the manufacturer datasheet.
HI5714/7CB-T - 8-Bit 75MSPS ADC | Renesas | SOIC-24
The Renesas HI5714/7CB-T is a 8-bit, 75 MSPS (Mega Samples Per Second) monolithic analog-to-digital converter fabricated in Intersil's advanced HBC10 BiCMOS process, housed in a 24-pin SOIC (Small Outline IC, gull-wing) package. The device supports four user-selectable sample rates of 40 / 60 / 75 / 80 MSPS and delivers low-power operation with a single +5 V analog supply. The 8-bit resolution and 75 MSPS default rate place this part in the mid-speed video-flash ADC category. What is an 8-bit flash ADC? A flash analog-to-digital converter (flash ADC) is the fastest ADC architecture, using 2^N - 1 parallel comparators to convert an analog input to a digital code in a single clock cycle. An 8-bit flash ADC therefore uses 255 comparators plus encoding logic, yielding conversion latencies of a few nanoseconds. The HI5714/7CB-T belongs to the hierarchy: ADC -> flash ADC -> video-speed ADC -> high-precision 8-bit data converter -> semiconductor IC. Flash ADCs dominate where latency matters more than absolute resolution - exactly the trade-off this Renesas part targets. Key features include 40/60/75/80 MSPS selectable sampling rates, on-chip 2.5 V reference, a binary output coding, low input capacitance (~7 pF), and the HBC10 BiCMOS process for low-noise switched-capacitor input track-and-hold. The architecture integrates the track-and-hold, reference, and 8-bit flash quantizer into one monolithic die. Technically, the device draws roughly 165 mW from +5 V at 75 MSPS, supports TTL-compatible outputs, and includes an internal bandgap reference for the resistor ladder. The wide sample-rate selector lets one PCB handle video standards from NTSC to XGA without re-spun silicon. Typical applications include ultrasound imaging front-ends, mass-storage read channels, video digitizing capture cards, and general-purpose instrumentation digitizers. Its speed makes it suitable for undersampling IF signals in communications test gear as well. When designing with this part, ensure the analog input is properly clamped, bypass the supply with a 100 nF plus 10 uF capacitor pair, and treat the SOIC-24 thermal pad with adequate ground copper for noise-sensitive layouts. This page synthesizes distributor pricing, drop-in alternatives in the same SOIC-24 footprint, and practical design notes not all found in the original manufacturer datasheet.
HI5746KCAZ - 10-Bit 40MSPS Pipelined ADC | Renesas SSOP-28
The Renesas HI5746KCAZ is a monolithic 10-bit analog-to-digital converter fabricated in a CMOS process, offering 40 MSPS sampling rate and CMOS-compatible outputs in a 28-pin SSOP package. According to the manufacturer datasheet, the device combines a fully differential pipelined architecture with an internal sample-and-hold, achieving up to 40 MSPS conversion while maintaining low power consumption suitable for portable and high-density designs. The pipelined architecture delivers 10-bit resolution at high throughput with deterministic latency, while the CMOS output drivers simplify direct interfacing with FPGAs, ASICs, and standard microprocessors without external level translation. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts continuous analog voltages into discrete binary codes for digital processing. Within the broader taxonomy, the HI5746 belongs to the pipeline ADC subclass of Nyquist-rate data converters, situated above flash ADCs (faster but lower resolution), successive-approximation-register (SAR) ADCs (lower speed, higher accuracy), and delta-sigma ADCs (oversampling-based high resolution). Pipeline ADCs are ideal for applications requiring 8-14 bits of resolution at conversion rates from 10 MSPS to several hundred MSPS, occupying a key position in the data-converter hierarchy. Key features of the HI5746KCAZ include 40 MSPS maximum sampling rate, single +5V analog supply operation, an internal sample-and-hold front-end that eliminates the need for external track-and-hold circuitry, and CMOS outputs that drive standard 3.3V/5V digital loads. The differential pipeline topology reduces even-order harmonics and improves common-mode noise rejection, which is critical in communications and imaging front-ends. Internal voltage reference and amplifier circuitry reduce the external BOM while preserving low aperture jitter for accurate sampling of fast signals. Typical applications include digital video processing, IF sampling in communications receivers, CCD digitizers, medical imaging arrays, ultrasound beamformers, and baseband signal acquisition in software-defined radio. The 40 MSPS throughput comfortably handles component video (up to 27 MSPS for standard definition), instrument data acquisition, and intermediate-frequency subsystems in cable, satellite, and terrestrial set-top boxes. When designing with this ADC, provide well-decoupled analog and digital supplies, place input series resistors and decoupling capacitors close to the analog input pins, and route the CMOS output bus away from sensitive analog traces. Maintain a stable, low-jitter encode clock and an adequate input anti-alias filter to preserve SFDR performance. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical design notes that complement the manufacturer datasheet, enabling faster component evaluation for video, imaging, and communications designs.
HI5746KCB - 10-Bit 40MSPS ADC, 28-SOIC | Renesas/Intersil
The Renesas (formerly Intersil) HI5746KCB is a monolithic 10-bit, 40 MSPS analog-to-digital converter fabricated in a CMOS process, housed in a 28-pin SOIC (Wide) package with CMOS-compatible parallel outputs. It is designed for high-speed applications where wide bandwidth and low power consumption are essential. The 40 MSPS sampling rate is made possible by a fully differential pipelined architecture that consumes only 225 mW at full speed. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that converts continuous analog voltages into discrete digital codes at a defined sample rate. Within the broader taxonomy, the HI5746KCB is a pipelined successive-approximation-style ADC -> data converter -> mixed-signal IC -> semiconductor. Pipelined ADCs like the HI5746KCB trade slightly higher latency for high throughput and small die area, making them ideal for digitizing wideband IF, video, and instrumentation signals in the 1-100 MHz range. Key features of the HI5746KCB include a single differential or single-ended analog input, a 10-bit parallel CMOS output bus with a 7-clock-cycle latency, excellent dynamic performance, and pin-for-pin functional compatibility with the legacy HI5702 and HI5703 10-bit ADCs. The CMOS outputs simplify interfacing with modern FPGAs, DSPs, and microcontrollers without level shifting, and the 28-pin SOIC footprint supports standard surface-mount assembly. Typical applications include digital video, IF signal digitizing in communications receivers, medical imaging front-ends, CCD/cis sensor digitizers, and high-speed data acquisition cards. The part is rated for the commercial temperature range and is widely second-sourced and stocked through authorized distributors, supporting both new designs and legacy replacements. When designing with the HI5746KCB, ensure the analog input is driven from a low-impedance, bandwidth-matched source (typically an op-amp or transformer) to preserve the converter's dynamic range. A clean low-noise analog supply is critical because the part's PSRR is finite at high frequencies; decouple AVDD and DVDD separately to avoid digital switching noise coupling into the analog input. This page synthesizes distributor pricing, drop-in same-package alternatives (HI5746KCB-T, HI5746KCBZ, HI5746KCB-T), and practical design notes not found in the manufacturer datasheet alone.
HI5746KCB-T - 10-Bit, 40MSPS ADC, CMOS Outputs | Renesas
The Renesas HI5746KCB-T is a 10-bit, 40 MSPS analog-to-digital converter fabricated in a CMOS process, packaged in a 28-pin SOIC (KCB) with tape and reel packaging. The converter is designed for high-speed applications where wide bandwidth and low power consumption are essential, delivering 40 MSPS through a fully differential pipelined architecture with an internal sample-and-hold and consuming only 225 mW at full speed. Data output latches present valid data to the output bus with a latency of 7 clock cycles, and outputs are CMOS-compatible. The device is pin-for-pin functionally compatible with the legacy HI5702 and HI5703, easing board-level substitution on existing designs. An ADC (analog-to-digital converter) is a data-conversion integrated circuit that samples continuous analog input signals and represents them as discrete digital codes for downstream digital signal processing. Pipelined ADCs like the HI5746 use multiple low-resolution stages to achieve high sample rates, and sit in the broader hierarchy of data converters -> ADCs -> high-speed ADCs -> monolithic CMOS ADCs. They are a foundational block in mixed-signal systems, translating real-world analog waveforms into the digital domain. Key features of the HI5746KCB-T include 10-bit resolution, 40 MSPS sampling rate, 225 mW power dissipation, single-channel pipelined architecture, CMOS digital outputs, 7-clock output latency, and operation from a single 5 V analog supply. The internal sample-and-hold eliminates the need for external track-and-hold circuitry, simplifying the analog front-end. An external voltage reference is required (for an internal reference option, the Renesas HI5767 family is suggested per the datasheet). Technically, the fully differential pipelined core alternates between sample and hold phases across cascaded 1.5-bit-per-stage flash sub-converters, with a final 3-bit flash resolving the LSBs. The CMOS output stage delivers TTL/CMOS-compatible logic levels and supports direct interface to standard ASICs, FPGAs, or DSP chips without external level translation. Operating junction temperature is industrial-grade, and the 28-SOIC plastic package is suitable for cost-sensitive through-hole-compatible surface-mount designs. Typical applications include digital video processing, IF sampling in communications receivers, CCD/CMOS imaging systems, medical imaging front-ends, portable instrumentation, and radar/sonar baseband digitizers. The wide analog input bandwidth makes the part well suited to undersampling IF architectures where a 40 MSPS converter can digitize IFs above the Nyquist frequency. When designing with this part, ensure the analog input drive network provides the differential drive and common-mode bias required by the pipelined front-end, and place the reference decoupling capacitor as close as possible to the REF pin to minimize conversion noise. For applications requiring an internal reference, the HI5767 is the recommended pin-compatible alternative. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone, giving engineers a single reference for sourcing, comparison, and board bring-up of the HI5746KCB-T.
HI5746KCBZ - 10-Bit 40MSPS ADC, CMOS Out, SOIC-28 | Renesas
The Renesas HI5746KCBZ is a monolithic 10-bit, 40 MSPS analog-to-digital converter fabricated in a CMOS process, delivered in a 28-pin SOIC wide-body (300 mil) package with CMOS-compatible digital outputs. The part dissipates approximately 225 mW at 40 MSPS from a single +5 V analog supply, suiting it for high-speed, low-power data-acquisition designs. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples a continuous analog voltage and produces a discrete multi-bit digital code proportional to the input amplitude. Pipelined ADCs such as the HI5746 use a cascade of low-resolution flash stages to achieve high sampling rates while preserving modest power and die size, falling under the broader hierarchy: ADC -> data converter -> data acquisition IC -> mixed-signal semiconductor. Key features include 40 MSPS guaranteed sampling rate, 10-bit resolution with no missing codes, a fully differential pipelined architecture with internal sample-and-hold, and a 7-clock-cycle output latency. CMOS output levels simplify direct interface to FPGAs, ASICs, or microcontrollers without external level shifters. The wide-body SOIC-28 footprint eases hand-prototyping and inspection while preserving excellent high-frequency analog grounding. The device architecture combines a wide-bandwidth differential input sample-and-hold with multi-bit-per-stage pipelined sub-ranging conversion and proprietary error-correction logic, achieving low integral and differential non-linearity. Internal reference and clock-duty-cycle stabilization circuits minimize design overhead, and the part is specified over the commercial and industrial temperature ranges. Typical applications include CCD/CIS imaging digitizers, medical ultrasound front ends, professional video digitizing, set-top box video capture, digital oscilloscope front ends, and baseband I/Q sampling in communications receivers. Pin-for-pin compatibility with the HI5702/HI5703 families enables straightforward design reuse. When designing with this ADC, provide low-impedance analog and digital ground planes that meet only at the AGND/DGND pins of the part. A 10 uF tantalum plus 0.1 uF ceramic bypass close to AVDC and a clean, low-jitter encode clock are essential to realize the datasheet SNR and SFDR performance. This page synthesizes distributor pricing, drop-in pin-compatible alternatives, and practical PCB-layout notes not gathered in a single place in the manufacturer datasheet, giving procurement and design engineers a single reference for the HI5746KCBZ.
HI5746KCBZ-T - 10-Bit 40MSPS ADC, SOIC-28 | Renesas
The Renesas (formerly Intersil) HI5746KCBZ-T is a monolithic 10-bit, 40 MSPS analog-to-digital converter fabricated in a CMOS process, packaged in a 28-lead SOIC (7.50 mm width) with tape-and-reel shipping. The device consumes only 225 mW at 40 MSPS and provides data output latches that present valid data to the output bus with a latency of 7 clock cycles. An ADC (analog-to-digital converter) is a mixed-signal integrated circuit that samples continuous analog input voltages and converts them into discrete digital codes. The HI5746 belongs to the high-speed pipeline ADC sub-category, which sits within the broader data-converter family, itself part of the signal-chain / data-acquisition hierarchy. The 10-bit pipelined architecture used in the HI5746 is the industry workhorse for IF-sampling, medical imaging front-ends, and digital oscilloscope channels, where dozens of MHz of analog bandwidth must be quantized with moderate resolution. Key features of the HI5746KCBZ-T include 10-bit resolution, 40 MSPS sampling rate, fully differential analog input path for wide bandwidth, CMOS-compatible digital outputs, single-supply operation, and an internal reference arrangement. According to the Renesas product page, the part is pin-for-pin functionally compatible with the older HI5702 and HI5703, simplifying migration of legacy designs. The pipelined architecture delivers consistent ENOB (effective number of bits) across the input frequency range, and the CMOS outputs interface directly with modern FPGAs and DSPs without level translation. Typical applications include digital oscilloscopes, IF-sampling communications receivers, medical ultrasound imaging, CCD scanners, and industrial instrumentation. The 225 mW power budget is competitive for battery-portable test equipment, and the 7-cycle deterministic latency simplifies system-level timing closure in real-time DSP pipelines. When designing with this part, ensure the analog input is AC- or DC-coupled through a wideband driver (such as a current-feedback op-amp) capable of settling within the 25 ns sample window. Provide solid ground planes under the package and place the input driving network within a few millimetres of the analog input pins to preserve SNR.
HI5762/6IN - Dual 10-Bit 60MSPS ADC, 44-MQFP | Renesas
The Renesas HI5762/6IN is a monolithic dual 10-bit, 60 MSPS analog-to-digital converter built in an advanced CMOS process and housed in a 44-pin MQFP package. According to the Renesas datasheet, the device is designed for high-speed applications where integration, bandwidth, and accuracy are essential, integrating two independent 10-bit 60 MSPS ADC cores on a single die. What is a pipelined ADC? A pipelined analog-to-digital converter is a multi-stage converter architecture that uses several low-resolution flash stages connected in series, with each stage sampling and converting a coarse slice of the input before passing the residue to the next stage. Compared to successive-approximation (SAR) or simple flash converters, pipelined ADCs deliver the highest sample rates (tens to hundreds of MSPS) at moderate resolution, making them the workhorse of digitizing wideband intermediate-frequency (IF) signals, video, and baseband communications. The HI5762/6IN is part of the broader analog-to-digital converter product hierarchy (ADC → pipelined ADC → high-speed CMOS ADC → data acquisition IC). Key features include dual 10-bit resolution, 60 MSPS maximum sample rate per channel, CMOS-compatible digital outputs, an internal voltage reference (eliminating the need for an external reference and saving PCB area), low power consumption typical of CMOS ADC designs, and built-in analog input clamping. The two converters share a common reference but have independent analog inputs, clock inputs, and digital output buses, allowing simultaneous sampling of two signals. Architecturally, the HI5762/6IN combines two cores of the HI5767 single-channel 10-bit 60 MSPS ADC, sharing only the on-chip bandgap reference and common supply pins. This level of integration reduces board area, lowers system cost, and improves channel-to-channel matching versus a discrete two-ADC solution. The advanced CMOS process contributes to low power dissipation and high digital integration density. Typical applications include high-speed data acquisition systems, medical imaging front-ends, IF sampling in communications receivers, professional video digitizers, and test-and-measurement instrumentation such as digital oscilloscopes and arbitrary waveform digitizers. The dual-channel nature is particularly suited to I/Q baseband sampling, diversity receiver paths, and dual-antenna or phased-array signal capture. When designing with the HI5762/6IN, pay particular attention to clock jitter: the analog input bandwidth and 60 MSPS sample rate require a low-jitter (sub-ps) clock source to preserve SNR. Ensure analog inputs are AC-coupled or properly biased within the common-mode input range, and place the internal reference bypass capacitor as recommended in the datasheet to minimize digital-noise feed-through. This page synthesizes Renesas datasheet parameters, current distributor pricing, drop-in compatible alternatives, and PCB-layout guidance not found in a single OEM source.
HI5762/6INZ - Dual 10-Bit 60MSPS ADC w/Internal VREF | Renesas
The Renesas (formerly Intersil) HI5762/6INZ is a monolithic, dual 10-bit, 60 MSPS analog-to-digital converter fabricated in an advanced CMOS process, supplied in a 44-pin MQFP (10x10 mm) package. The /6 suffix designates an annealed part variant optimized for radiation-tolerant and high-reliability applications, while the INZ suffix indicates the industrial operating temperature range. The device integrates two fully pipelined 10-bit ADC cores along with an internal voltage reference, eliminating the need for external reference components in most designs. What is a pipelined ADC? A pipelined analog-to-digital converter is a multi-stage architecture that converts analog signals to digital codes by passing the input through a cascade of low-resolution stages, each producing a partial conversion and feeding a residue to the next stage. Compared with flash or successive-approximation (SAR) ADCs, pipelined converters deliver much higher sampling rates (tens to hundreds of MSPS) at moderate resolution (8-14 bits), making them the workhorse of high-speed data acquisition. The HI5762 sits in the ADC -> data converter -> data acquisition IC -> signal processing semiconductor taxonomy. Key features of the HI5762/6INZ include 60 MSPS sampling rate per channel (dual simultaneous sampling), 10-bit resolution, internal 2.5 V bandgap voltage reference, CMOS-compatible digital outputs, low power consumption (typical 200 mW per channel at 60 MSPS), and a wide analog input bandwidth that supports IF undersampling. The pipelined architecture provides inherent sample-and-hold behavior on each channel, simplifying front-end driver design. Architecturally, the HI5762 combines two cores of the HI5767 single-channel 10-bit 60 MSPS ADC into a single die. This integration halves board space and improves channel-to-channel matching for I/Q demodulation, dual-antenna diversity receivers, and correlated multi-channel instrumentation. The internal reference eliminates the drift and noise issues of external references, though external reference operation is supported for applications requiring absolute accuracy. Typical applications include communications base-station receivers, digital oscilloscopes, medical imaging front-ends, radar signal processing, and high-speed instrumentation. The simultaneous dual-channel sampling makes the HI5762/6INZ particularly well suited for I/Q quadrature demodulation in software-defined radio (SDR) and diversity reception. When designing with this ADC, route analog and digital grounds separately and join them at a single point under the IC's exposed pad (where present). The 44-MQFP package has moderate thermal resistance; airflow is recommended when both channels sample at 60 MSPS continuously in enclosed enclosures. This page synthesizes distributor pricing as of 2026-10-13, drop-in alternatives, pinout, and practical design notes not found in the manufacturer datasheet alone.
HI5766KCA - 10-Bit 60MSPS ADC, 28-SSOP | Renesas
The Renesas HI5766KCA is a monolithic 10-bit, 60 MSPS analog-to-digital converter fabricated in a CMOS process, packaged in a 28-pin SSOP/QSOP. It is engineered for high-speed signal acquisition where wide analog bandwidth and low power consumption are essential, with the part dissipating approximately 260 mW at maximum conversion rate. The converter uses a fully differential pipelined architecture with an internal sample-and-hold, delivering 60 megasamples per second of throughput. A pipelined ADC is a converter architecture that processes an analog input through multiple cascaded low-resolution stages, each stage resolving a few bits and passing a residual to the next stage. This allows much higher sampling rates than successive-approximation or flash architectures while consuming moderate power. Within the data-converter hierarchy, pipelined ADCs sit between high-speed flash ADCs and high-resolution sigma-delta ADCs, and are commonly deployed in communications, imaging, and instrumentation front ends. Key features of the HI5766KCA include 10-bit resolution, 60 MSPS maximum sampling rate, single +5 V analog supply operation, CMOS-compatible digital outputs, internal sample-and-hold, and an analog input bandwidth that supports undersampling IF applications. The differential pipeline topology provides good common-mode noise rejection and stable dynamic performance over temperature. A single-ended or differential analog input can be driven, and the output data is presented as parallel CMOS words suitable for direct connection to an FPGA or DSP. Typical applications include digital video processing, IF sampling in communication receivers, CCD imaging front ends, ultrasound beamforming, and general-purpose high-speed data acquisition. The wide input bandwidth allows the converter to be used in undersampling schemes where the input frequency exceeds half the sampling rate, a common technique in intermediate-frequency digitizers. When designing with the HI5766KCA, ensure the analog input is driven with a low-impedance, bandwidth-matched amplifier and that the +5 V supply is well-decoupled close to the device. A/D converters running at 60 MSPS are sensitive to clock jitter; use a low-jitter crystal or PLL-derived clock source for best signal-to-noise ratio. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes that go beyond the manufacturer datasheet.
HI5766KCAZ - 10-Bit 60MSPS ADC CMOS Output | Renesas
The Renesas HI5766KCAZ is a monolithic 10-bit analog-to-digital converter fabricated in a CMOS process, sampling at 60 MSPS with fully differential pipelined architecture and an internal sample-and-hold. It is housed in a 28-pin SSOP (28-SSOP) surface-mount package, designed for high-speed applications where wide bandwidth and low power consumption are essential. Power consumption is rated at 260 mW typical at the maximum 60 MSPS conversion rate. An ADC (analog-to-digital converter) is a data converter that transforms a continuous-time analog input voltage into a discrete digital output code, forming the boundary between the analog and digital signal domains. Within the broader product hierarchy, the HI5766 is a high-speed pipelined ADC, a sub-category of Nyquist-rate data converters that achieve fast sample rates through multi-stage pipeline architectures with per-stage residue amplification. Pipelined ADCs sit alongside successive-approximation-register (SAR) and flash ADCs in the data-converter taxonomy, all belonging to the wider class of mixed-signal and data acquisition ICs used in instrumentation, communications, and imaging systems. Key features of the HI5766KCAZ include a 10-bit resolution, 60 MSPS maximum sampling rate, single +5 V analog supply operation, fully differential analog input for high common-mode rejection, an external reference input, a parallel CMOS digital output bus, and a single analog input channel. The pipelined architecture provides 1 sample per clock cycle of latency, ideal for continuous streaming rather than multiplexed acquisition. According to the Renesas datasheet, the device consumes only 260 mW and maintains good dynamic performance at full conversion speed. Typical applications include flat-panel display digitizers, set-top box video digitizers, professional video broadcast equipment, IF (intermediate-frequency) sampling for communications receivers, medical ultrasound beamformers, and high-speed instrumentation. The wide analog input bandwidth and low power make the HI5766KCAZ attractive for portable imaging and battery-powered test equipment. When designing with the HI5766KCAZ, ensure the analog input is AC-coupled or DC-biased within the common-mode range of the differential input, place the reference decoupling capacitor directly at the REFT/REFB pins, and provide a clean low-jitter clock at the encode input to preserve SNR.
HI5766KCB - 10-Bit 60MSPS CMOS ADC | Renesas | 28-SOIC
The Renesas HI5766KCB is a monolithic 10-bit analog-to-digital converter fabricated in a CMOS process, delivering up to 60 MSPS sampling rate in a 28-pin SOIC (Wide) package with CMOS digital outputs. It is designed for high-speed applications where wide bandwidth and low power consumption are essential, and its 60 MSPS throughput is made possible by a fully differential pipelined architecture with an internal sample-and-hold. The differential pipeline topology rejects common-mode noise on the analog inputs and supports single-ended operation with an external reference. An analog-to-digital converter (ADC) is a mixed-signal integrated circuit that samples a continuous analog voltage and produces a discrete digital code proportional to the input level. Within the broader taxonomy, the HI5766KCB is a successive-stage pipelined ADC, a sub-type of Nyquist-rate data converters that sit between precision SAR ADCs (slow, high-resolution) and flash ADCs (fast, low-resolution). Pipelined ADCs occupy the middle ground: they offer high sampling rates (tens to hundreds of MSPS) at moderate resolution (8-14 bits) by cascading low-resolution stages, each stage producing a residue amplified for the next conversion stage. The HI5766KCB inherits this pipelined architecture but adds an internal sample-and-hold and CMOS-compatible digital outputs to simplify host interface design. Key features include 60 MSPS maximum sampling rate, 10-bit resolution, single 5V analog supply operation, CMOS digital outputs, internal sample-and-hold, and a fully differential analog input path. The pipelined architecture provides low latency and excellent spurious-free dynamic range for IF-sampling applications. Power dissipation is typically modest for the speed class, and digital outputs are directly compatible with 5V or 3.3V logic families depending on the supply configuration. Typical applications include professional video digitisation, IF sampling in communications receivers, digital oscilloscope front-ends, medical imaging preprocessing, and CCD/camera pixel array readout. The 10-bit resolution and 60 MSPS throughput are well-suited to standard-definition broadcast video (ITU-R BT.601) and intermediate-frequency undersampling in digital radio designs. When designing with this device, ensure the analog input common-mode voltage is biased within the converter's input range and that the external reference decoupling is low-ESR. PCB layout should keep analog input traces short and symmetrical, with a dedicated ground plane under the analog section to preserve spurious-free dynamic range. This page synthesises distributor pricing, drop-in alternative MPNs in the same 28-SOIC footprint, and practical PCB/thermal notes that the manufacturer datasheet alone does not present. Cross-brand equivalents from ADI and Texas Instruments that are pin-compatible in the 28-SOIC package are summarised below.
HI5766KCBZ - 10-Bit 60MSPS CMOS ADC, 28-SOIC | Renesas
The Renesas / Intersil HI5766KCBZ is a monolithic 10-bit, 60 MSPS analog-to-digital converter fabricated in a CMOS process, housed in a 28-pin SOIC wide-body package. Its headline parameters are 10-bit resolution at 60 MSPS sampling with a fully differential pipelined architecture, an internal sample-and-hold, and approximately 260 mW power dissipation. The converter is pin-for-pin functionally compatible with the legacy HI5702, HI5703, and HI5746 ADCs, easing legacy board reuse. An ADC (analog-to-digital converter) is a semiconductor device that samples a continuous-time analog signal and quantizes each sample into a binary code at a defined sample rate. ADCs sit in the signal chain between an analog front-end (amplifiers, filters, muxes) and a digital processor (DSP, FPGA, microcontroller). High-speed pipelined ADCs such as the HI5766KCBZ deliver many bits per sample at rates from tens to hundreds of MSPS and are a sub-class of data converters under the broader power management / mixed-signal hierarchy. Key differentiating features of the HI5766KCBZ include 10-bit resolution at 60 MSPS, low 260 mW power consumption for its speed class, CMOS output levels for direct interface to 3.3 V / 5 V logic, output data latches with 7-clock-cycle latency, and a fully differential pipelined core with internal sample-and-hold that simplifies analog front-end design. For internal voltage reference variants the datasheet points the reader to the HI5767 family. Architecturally, the HI5766KCBZ uses a fully differential switched-capacitor pipeline that delivers one conversion per clock cycle after the initial pipeline latency, with output latches presenting valid data 7 clocks later. The internal sample-and-hold minimizes aperture uncertainty and front-end drive requirements, while CMOS outputs eliminate the need for external level shifters when interfacing to common ASICs and FPGAs at 3.3 V. Typical applications for the HI5766KCBZ include professional video digitizers, medical imaging front-ends, set-top box and IF sampling chains, instrumentation and oscilloscope input stages, and communications receivers where moderate dynamic range at low power is required. It fits wherever a 10-bit, 60 MSPS CMOS ADC is the right speed/resolution trade-off. A key design consideration is that the HI5766KCBZ is pin-for-pin compatible with the older HI5746 family, so engineers migrating legacy 10-bit designs can re-use existing PCB footprints; however, where an internal voltage reference is required, the HI5767 should be evaluated instead. This page synthesizes current distributor inventory, drop-in compatible alternatives, and practical design notes for engineers evaluating the HI5766KCBZ for both new designs and legacy board reuse.
HI5767/2CA - 10-Bit 20MSPS ADC with Internal Reference | Renesas
The Renesas HI5767/2CA is a monolithic 10-bit analog-to-digital converter fabricated in a CMOS process, rated for sampling rates of 20/40/60 MSPS and housed in a 28-pin QSOP (PDSO28) package. The part integrates an internal voltage reference, a high-bandwidth track-and-hold, and a parallel CMOS-compatible digital interface, simplifying digital-IF, video, set-top box, and instrumentation designs that previously required a separate reference IC. An analog-to-digital converter (ADC) is a data-acquisition component that converts a continuous analog input signal into a discrete digital code suitable for processing by a microprocessor, FPGA, or DSP. Within the broader signal chain, the ADC sits between the analog front end (amplifiers, filters, and multiplexers) and the digital back end, and it is a critical sub-category of data converters (ADCs/DACs). 10-bit pipeline ADCs such as the HI5767 target applications where 60-66 dB of dynamic range is adequate and where low power and high integration matter more than 14- or 16-bit precision. The headline specifications of the HI5767/2CA include 10-bit resolution, a 20 MHz guaranteed sampling rate (40/60 MSPS variants exist in the same family), CMOS-process construction, an internal 2.5 V voltage reference, and a low-power architecture suitable for portable and industrial applications. The flash-style architecture and parallel word access deliver low-latency conversion suitable for digital-oscilloscope, CCD imaging, and IF-sampling subsystems. The HI5767/2CA is fabricated in a low-power CMOS process and uses a pipelined multi-stage architecture with on-chip sample-and-hold, enabling wide analog input bandwidth and fast settling time. An integrated reference minimizes external BOM, while parallel CMOS outputs reduce interface complexity in FPGA or ASIC capture paths. The combination of 10-bit resolution and 20 MSPS throughput makes the part well-suited to communication, video, and instrumentation subsystems where cost-effective integration matters more than extreme dynamic range. Typical applications for the HI5767/2CA include digital video acquisition, set-top box front ends, CCD imaging digitizers, ultrasound beam-formers, digital oscilloscopes, IF-sampling communication receivers, and industrial data-acquisition boards. The wide input bandwidth and integrated reference also make the converter attractive for low-power portable instrumentation and for medical imaging pre-processing pipelines. When designing with the HI5767/2CA, pay close attention to analog input drive, reference decoupling, and clock jitter. The 10-bit pipeline architecture tolerates modest source impedance, but an input buffer is recommended when driving the ADC from a high-impedance front end. The integrated reference requires 0.1 uF decoupling on each reference pin as shown in the manufacturer datasheet typical-application circuit. This page synthesizes distributor pricing, drop-in same-family and cross-brand ADC alternatives, and practical design notes for the HI5767/2CA beyond what is found in the manufacturer datasheet alone.
HI5767/2CB - 10-Bit 20/40/60 MSPS ADC | Intersil | SOIC-28
The Intersil HI5767/2CB is a monolithic 10-bit, 20/40/60 MSPS analog-to-digital converter (ADC) fabricated in a CMOS process, packaged in a 28-lead SOIC. It targets high-speed applications where wide analog bandwidth and low power consumption are essential, integrating a high-bandwidth track-and-hold and an internal voltage reference on-chip. Speed grades are pin-strapped through the /2CB suffix indicating the 40 MSPS variant of the family. An analog-to-digital converter (ADC) is a data-acquisition component that converts continuous-time analog signals into discrete digital codes at a fixed sample rate, enabling downstream digital signal processing. Within the broader signal-chain hierarchy, the HI5767/2CB sits between analog conditioning (amplifier / filter) and the digital processor (DSP / FPGA / MCU); it is an example of a successive-approximation-class and pipelined converter used in interface and mixed-signal subsystems. The part belongs to the Data Acquisition family of integrated circuits, in the sub-domain of high-speed ADC interface ICs. Key features include 10-bit resolution, sample rates of 20/40/60 MSPS via speed-grade selection, CMOS process for low power dissipation (typical 150 mW at 40 MSPS), a 250 MHz analog input bandwidth, and an internal 2.5 V reference that may be overridden by an external reference for absolute accuracy. The architecture yields differential nonlinearity of ±0.4 LSB and integral nonlinearity of ±0.8 LSB. The on-chip pipeline architecture interleaves sample-and-hold stages with low-resolution flash sub-ADCs and a digital error-correction block, achieving low-latency conversion suitable for single-shot or repetitive capture. The CMOS implementation gives the part low glitch energy and good aperture timing, important for undersampling applications. The analog input supports single-ended 0.5 Vp-p or 1.0 Vp-p full-scale ranges. Typical applications for the HI5767/2CB include high-speed instrumentation, digital oscilloscopes, IF/baseband signal conversion in communications equipment, medical imaging front-ends, and CCD/CIS imaging pipelines. Cable equalization, radar baseband capture, and machine-vision frame-grabber front-ends also benefit from its 60 MSPS capability and integrated reference. Designers should pay attention to input-common-mode and clock-dither performance: the analog input must see proper termination and a 50 ohm shunt, and the encode clock should be driven with low-jitter LVTTL/CMOS levels. Decoupling the analog and digital supplies independently is recommended to maintain spurious-free dynamic range. This page synthesizes distributor pricing, drop-in-compatible ADC equivalents, and practical design notes that are not duplicated on the manufacturer datasheet page.
HI5767/2IA - 10-Bit 40 MSPS ADC, Pipelined | Renesas
The Renesas (formerly Intersil) HI5767/2IA is a monolithic 10-bit analog-to-digital converter fabricated in CMOS, offered in a 28-pin SSOP package and qualified for the -40 C to +85 C industrial temperature range. The /2 speed grade samples at up to 40 MSPS, while the family includes /1 (20 MSPS) and /3 (60 MSPS) variants, all sharing the same pinout and internal architecture. A fully differential pipelined topology with on-chip sample-and-hold and bandgap voltage reference enables wide analog input bandwidth while keeping typical power consumption around 150 mW at 40 MSPS. An ADC (analog-to-digital converter) is a data-conversion component that translates a continuous-time analog signal into a discrete digital codeword at a defined sample rate. The HI5767 belongs to the pipelined-ADC hypernymy: pipelined ADC -> Nyquist-rate ADC -> ADC -> data converter -> mixed-signal IC. Within a system hierarchy it sits between the analog front end (amplifiers, filters, muxes) and the digital signal processor, FPGA, or ASIC that consumes the samples. Key features of the HI5767/2IA include 10-bit resolution with no missing codes, an internal 2.5 V bandgap reference (with REF pin for external drive), single +5 V analog supply operation, and TTL/CMOS-compatible digital outputs. The differential input structure accepts single-ended or differential drive, and the wide input bandwidth supports undersampling IF applications. The pipelined architecture delivers sub-channel latency with low aperture jitter, making the part well suited to multi-channel time-interleaved systems where each ADC sees one phase of the sampling clock. Typical use cases include medical imaging front ends, communications IF digitization, CCD/CIS scanner signal chains, and video acquisition. The 28-SSOP footprint and +5 V-only supply simplify retrofit into legacy 5 V designs and reduce BOM cost versus LVDS-interface ADCs. Industrial-grade temperature rating plus a CMOS process make the part appropriate for cost-sensitive high-volume embedded products. When designing in this ADC, use a low-impedance analog input driver with sufficient bandwidth, keep analog/digital grounds separate, and place a 0.1 uF decoupling cap close to each supply pin. The internal reference can be bypassed with an external 2.5 V reference if system calibration demands tighter drift.