5CSEBA5U19C7N vs 5CSEBA5U19C8N Comparison

Detailed side-by-side comparison of 5CSEBA5U19C7N by Intel and 5CSEBA5U19C8N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter 5CSEBA5U19C7N 5CSEBA5U19C8N
Brand Intel Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Active
Stock Status In Stock In Stock
Unit Price (USD) $99.20 $195.00
Family Cyclone V SE SoC FPGA Cyclone V SE (SoC FPGA)
Logic Elements 85,000 85,000 LE
Hard Processor System Dual ARM Cortex-A9 MPCore with CoreSight —
HPS Maximum Frequency 800 MHz per core —
Package 484-UBGA (UBGAmobile, 19x19 mm) 484-UBGA (U19, 19x19 mm)
Operating Temperature 0C to +85C (commercial, junction) 0C to +85C (commercial)
Speed Grade -7 (standard) C8 (0.85 ns, commercial)
Process Node 28 nm low-power (TSMC) —
Supply Voltage (Core) 1.1 V typical —
DSP Blocks Variable-precision, 18x18 / 27x27 multipliers —
Embedded Memory M10K + MLAB blocks, ~4,450 Kbits total 3.88 Mbit
HPS Peripherals EMAC, USB 2.0 OTG, NAND, DDR3, SPI, QSPI, I2C, UART —
Mounting Type Surface Mount (BGA) Surface Mount (SMD/SMT)
RoHS / Pb-free Yes —
Configuration Memory External (active serial via HPS or FPGA) —
MSL Level 3 (per JEDEC J-STD-020, reflow 260C) —
Block Pins (User I/O) Approximately 66 user I/O pins —
Adaptive Logic Modules (ALMs) — 32,070 ALM
Processor Cores — Dual ARM Cortex-A9 MPCore
Core Maximum Frequency — 925 MHz (datasheet); 600 MHz commercial speed grade
L1 Cache (Instruction) — 2 x 32 kB
L1 Cache (Data) — 2 x 32 kB
L2 Cache — 512 kB shared
FPGA User I/Os — 66 I/O
Process Technology — 28 nm TSMC
Core Voltage — 1.1 V
Ball Pitch — [DATA_NEEDED: ball pitch in mm]
RoHS Status — Compliant

Datasheets & Resources

Browse All Products Create BOM Request Quote