5M240ZT100I5N vs 5M160ZE64I5N Comparison

Detailed side-by-side comparison of 5M240ZT100I5N by Altera and 5M160ZE64I5N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter 5M240ZT100I5N 5M160ZE64I5N
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Active
Stock Status In Stock In Stock
Unit Price (USD) $4.81 $4.13
Family MAX V —
Series 5M240Z —
Device Type CPLD (Complex Programmable Logic Device) —
Logic Elements 240 —
Macrocells 192 128
User Flash Memory 8 Kbit 4.0 Kbits
Maximum User I/O 114 —
User I/O Pins (per datasheet) 79 —
Number of Pins 100 —
Package Type TQFP-100 (T100) —
Package Body Size 14 x 14 mm —
Lead Pitch 0.50 mm —
Core Voltage (VCCINT) 1.8 V —
I/O Bank Voltage (VCCIO) 1.2 V to 3.3 V (bank-dependent) —
Speed Grade -5 —
Maximum Internal Frequency 118.3 MHz —
Pin-to-Pin Delay (tPD1) 7.5 ns (per datasheet header) —
Operating Temperature -40 C to +100 C (Industrial) -40C to +100C (Industrial)
Programming Interface JTAG (IEEE 1149.1) / ISP —
Configuration Memory Non-volatile flash (instant-on) —
Mounting Type Surface Mount Surface Mount
Lead-Free / RoHS Yes (LEAD FREE per datasheet header) —
MSL Level [DATA_NEEDED: MSL Level] —
AEC-Q100 Automotive Not qualified (Industrial grade) —
Device Family — MAX V
Logic Elements (LEs) — 160
Maximum User I/O Pins — 79
Pin-to-Pin Logic Delay (tPD) — 7.5 ns
Logic Array Blocks (LABs) — 4
Supply Voltage - Core — 3.3 V or 2.5 V
I/O Bank Voltages — 1.5 V / 1.8 V / 2.5 V / 3.3 V
Package — 64-pin EQFP (Exposed Pad)
JTAG Support — Yes (IEEE 1149.1, TMS/TDI/TDO/TCK)
Differential I/O — LVDS, RSDS, mini-LVDS, LVPECL (emulated)
Configuration — Non-volatile on-chip flash, instant-on
RoHS Status — Compliant

Datasheets & Resources

Browse All Products Create BOM Request Quote