5M80ZT100A5N vs 5M80ZT100I5N Comparison

Detailed side-by-side comparison of 5M80ZT100A5N by Altera and 5M80ZT100I5N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter 5M80ZT100A5N 5M80ZT100I5N
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Active
Stock Status In Stock In Stock
Unit Price (USD) $1.85 $7.37
Family MAX V MAX V CPLD
Macro Cells 64 —
Logic Elements / LABs 8 Logic Array Blocks (LABs) —
Maximum User I/O 80 (in TQFP-100 package) —
Pin-to-Pin Propagation Delay (tPD) 7.5 ns —
Maximum Internal Frequency (fMAX) 118.3 MHz —
Core Supply Voltage (VCCINT) 1.8 V 1.71 V to 1.89 V (1.8 V typical)
I/O Bank Supply Voltage (VCCIO) 1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.3 V (multi-voltage banks) —
User Flash Memory (UFM) 8 Kbits (typical for MAX V 64-macrocell device) —
Configuration Memory Non-volatile, on-chip flash Internal non-volatile flash (instant-on)
Programming Interface JTAG (IEEE 1149.1 / IEEE 1532) —
Operating Junction Temperature -40 C to +125 C (automotive/industrial grade) —
Package 100-pin TQFP (T100) TQFP-100 (100 pins, 0.5 mm pitch)
Mounting Type Surface Mount Surface Mount
MSL Level 3 (per JEDEC J-STD-020) MSL3 (per JEDEC J-STD-020)
RoHS Status Compliant Compliant
Automotive Qualification AEC-Q100 (A5N suffix) —
Supply Current (typical) [DATA_NEEDED: Icc typical] —
Global Clock Networks 4 —
Lead-Free / Halogen-Free Yes / Yes (per Altera lead-free roadmap) —
Logic Elements (LE) — 80
Macrocells (approx.) — 160
User I/O Pins — 64
Pin-to-Pin Logic Delay (tPD) — 7.5 ns
I/O Supply Voltage (VCCIO) — 1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.3 V
Operating Temperature (Industrial) — -40 °C to +100 °C
UFM (User Flash Memory) — Up to 8 Kbits user-accessible
JTAG / ISP — IEEE 1149.1 boundary-scan + in-system programming

Datasheets & Resources

Browse All Products Create BOM Request Quote