EP1S30F1020C6 vs EP1S80F1020C6 Comparison

Detailed side-by-side comparison of EP1S30F1020C6 by Altera and EP1S80F1020C6 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP1S30F1020C6 EP1S80F1020C6
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $262.00 $1,180.00
Family Stratix —
Core Voltage 1.5 V —
Process Technology 0.13 micrometer SRAM, all-layer copper 130 nm CMOS
Logic Elements 32470 79,040
Total RAM Bits 3317184 7,427,520
DSP Blocks 28 —
Embedded Multipliers Yes, 9-bit x 9-bit elements —
User I/O Pins 726 —
Package 1020-ball FCBGA (BBGA) —
Mounting Type Surface Mount Surface Mount
Speed Grade 6 C6
Temperature Grade Commercial (C) —
Configuration Method SRAM-based, JTAG boundary-scan —
Operating Temperature 0C to +85C (commercial) —
MSL Level [DATA_NEEDED: MSL Level] —
RoHS Status [DATA_NEEDED: RoHS Status] [DATA_NEEDED: rohs status]
Series — Stratix
Number of Logic Blocks / LABs — 9,191
Number of I/O Pins (max) — 773 user I/O
Number of Pins / Balls — 1020
Package Type — FC-FBGA (flip-chip fine-pitch BGA), 33 x 33 mm, 1.0 mm pitch
Core Supply Voltage (VCCINT) — 1.5 V nominal (1.425 V to 1.575 V)
Operating Temperature (Commercial) — 0 C to +85 C
Maximum Internal Clock Frequency — 450.05 MHz
Family Description — FPGA - Field Programmable Gate Array
Embedded Memory — TriMatrix (three block sizes, true/simple dual-port)
Configuration Interface — JTAG (IEEE 1149.1) + serial/parallel configuration device
Design Tool — Quartus II (legacy, Stratix family)
Moisture Sensitivity Level (MSL) — [DATA_NEEDED: MSL rating]

Datasheets & Resources

Browse All Products Create BOM Request Quote