EP1S40F1020C5N vs EP1S40F1020C5GA Comparison

Detailed side-by-side comparison of EP1S40F1020C5N by Intel and EP1S40F1020C5GA by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP1S40F1020C5N EP1S40F1020C5GA
Brand Intel Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Stock Status In Stock In Stock
Unit Price (USD) $280.00 $171.00
Family Stratix —
Logic Elements (LE) 41,250 41,250
Logic Array Blocks (LAB) 4,125 —
Embedded Memory Bits 3,423,744 —
Maximum User I/Os 773 —
Process Technology 130 nm CMOS —
Core Voltage 1.5 V —
Maximum Internal Frequency 500 MHz —
Speed Grade C5 (commercial, slowest) C5
Temperature Grade Commercial Extended —
Package 1020-ball FBGA (FineLine BGA) 1020-BBGA (FineLine BGA)
Mounting Type Surface Mount Surface Mount
PLLs Yes (multiple, enhanced PLL) —
DSP Blocks Yes (embedded multiplier blocks) Embedded multiplier blocks (count per Stratix datasheet family)
External Memory Support DDR SDRAM, QDR SRAM, FCRAM, ZBT —
Configuration Scheme Passive serial, active serial, JTAG —
RoHS Status Unknown - verify with manufacturer Unknown - non-GA suffix commercial part
Lead-Free Unknown Yes (per Altera/Intel policy at release)
Series — Stratix
Total RAM Bits — 3,423,744
User I/O Count — 773
Operating Temperature — 0C to +85C (Commercial)
Process Node — 0.13 µm CMOS with 9-layer metal
Supply Voltage (Core) — [DATA_NEEDED: VCCINT value]
I/O Bank Count — [DATA_NEEDED: bank count]
PLL Count — Up to 12 enhanced PLLs (per Stratix family)
High-Speed Transceivers — Up to 12 channels (per Stratix family, variant dependent)
Configuration Method — JTAG, Passive Serial, Altera EPC device
MSL Level — [DATA_NEEDED: MSL rating]

Datasheets & Resources

Browse All Products Create BOM Request Quote