EP20K100QC240-3V vs EP20K100QC240-3 Comparison

Detailed side-by-side comparison of EP20K100QC240-3V by Intel and EP20K100QC240-3 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EP20K100QC240-3 EP20K100QC240-3 - 189 I/O APEX-20K FPGA | Altera

EP20K100QC240-3 - 189 I/O APEX-20K FPGA | Altera

EP20K100QC240-3 ✓ Active

Specification Comparison

Parameter EP20K100QC240-3V EP20K100QC240-3
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Active
Series APEX-20KE —
Family APEX-20K —
Logic Logic Elements / Cells 4,160 —
Total System Gates 100,000 —
Total RAM Bits 53,248 53248 bits
Number of User I/O 189 189
Number of Logic Blocks 53248 (LABs) —
Core Voltage 2.375 V to 2.625 V —
Operating Temperature 0C to +85C (Commercial) —
Maximum Frequency 167 MHz —
Process Technology 0.22 µm CMOS —
Mounting Type Surface Mount Surface Mount
Package 240-BFQFP (32 x 32 mm) —
Speed Grade -3 (fastest APEX 20KE grade) -3
Lead-Free / RoHS Yes (-3V suffix) —
In-System Programmability Yes (IEEE 1149.1 JTAG) —
Manufacturer — Altera
FPGA Family — APEX-20K
Number of Logic Elements — 4160 cells
Typical Gate Count — 263000 gates
Core Supply Voltage — 2.5 V
Maximum Clock Frequency — 167 MHz (family rating)
Technology Process — 0.22 um
Package Type — 240-BFQFP
Number of Pins — 240
Operating Temperature Range — 0 °C to +85 °C (commercial)
Propagation Delay — [DATA_NEEDED: propagation delay timing table]
Supported I/O Standards — [DATA_NEEDED: supported I/O standards]
Configuration / JTAG Interface — [DATA_NEEDED: configuration and JTAG interface details]
RoHS Compliance — [DATA_NEEDED: RoHS compliance for non-N version]

Datasheets & Resources

Browse All Products Create BOM Request Quote