EP20K600CF672C7ES vs EP20K600CF672-2 Comparison

Detailed side-by-side comparison of EP20K600CF672C7ES by Altera and EP20K600CF672-2 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EP20K600CF672C7ES EP20K600CF672C7ES - APEX 20KC FPGA 600K Gates 672-FBGA | Altera

EP20K600CF672C7ES - APEX 20KC FPGA 600K Gates 672-FBGA | Altera

EP20K600CF672C7ES ⚠ Last Time Buy

Specification Comparison

Parameter EP20K600CF672C7ES EP20K600CF672-2
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Last Time Buy Obsolete
Series APEX 20KC APEX 20KC
Family APEX 20K —
Logic Elements / Cells 24320 —
System Gates 600000 —
Maximum User I/O 504 —
Maximum Input Lines 508 —
Number of Macrocells 504 —
Maximum Operating Frequency 375.94 MHz (per FPGAkey listing) —
Propagation Delay 1.6 ns —
Internal Reference Clock 1666.6 MHz —
Process Technology 0.15 µm CMOS 0.18 um CMOS
Core Supply Voltage (VCCINT) 1.8 V —
Package Type FC-FBGA 672-ball FineLine BGA (FCBGA)
Pin / Ball Count 672 —
Grade Suffix ES (engineering sample / extended screening) —
Operating Temperature [DATA_NEEDED: operating temperature grade] 0 C to +60 C (TJ, per Alibaba supplier listing)
Mounting Type Surface Mount (BGA) Surface Mount
MSL Level [DATA_NEEDED: MSL rating] —
RoHS Status [DATA_NEEDED: RoHS compliance] [DATA_NEEDED: rohs_status]
Configuration Memory SRAM-based (volatile) —
Manufacturer — Intel / Altera
Device Family — APEX 20KC PLD
Gate Count (typical) — 600,000 gates
Logic Elements — 30,720
Embedded RAM (approx.) — 311,232 bits
Speed Grade — -2
Configuration Mode — Enhanced Configuration (EPC)
Number of PLLs — 4
I/O Standards — LVTTL, LVCMOS, and others per datasheet
Boundary Scan — IEEE 1149.1 (JTAG)
Lifecycle Status — Obsolete / last-time-buy

Datasheets & Resources

Browse All Products Create BOM Request Quote