EP610LI-15 vs EP610LC-15 Comparison

Detailed side-by-side comparison of EP610LI-15 by Altera and EP610LC-15 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP610LI-15 EP610LC-15
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Last Time Buy Obsolete
Device Family Classic EPLD EP610 —
Macrocells 16 —
Propagation Delay (tPD) 15 ns —
Counter Frequency (fCNT) 83.3 MHz —
Supply Voltage (VCC) 4.75 V to 5.25 V (5 V nominal) —
Operating Temperature 0 C to +70 C (commercial, "I" grade) 0C to +70C (commercial) [DATA_NEEDED: full temperature grade]
Process Technology CMOS EPROM (UV-erasable) CMOS
Package 24-pin ceramic DIP, side-brazed, windowed (DIP-24) 28-pin PLCC (J-lead, plastic OTP)
Pin Count 24 —
Programming Method UV erase + EPROM programmer —
Logic Blocks AND/OR array, 16 output macrocells —
I/O Standard TTL/CMOS compatible —
Output Type 3-state —
RoHS Status Non-compliant (ceramic DIP, SnPb finish typical) unknown
Manufacturer (current) Rochester Electronics (authorized Altera legacy distributor) —
MSL Level [DATA_NEEDED: MSL level] [DATA_NEEDED: MSL rating]
Product Type — Classic EPLD (Erasable Programmable Logic Device)
Family — Altera Classic EPLD (EP610)
Logic Elements / Macrocells — 16 macrocells
Equivalent Gates — 300 gates
Propagation Delay (tpd) — 15 ns
Counter Frequency (fmax) — 83.3 MHz
Pipelined Data Rate — up to 100 MHz
Supply Voltage (Vcc) — 5 V (single supply)
Mounting Type — Surface Mount
Number of Pins — 28
Programming — OTP (one-time programmable)

Datasheets & Resources

Browse All Products Create BOM Request Quote