EP610PC-25T vs EP610PC-15 Comparison
Detailed side-by-side comparison of EP610PC-25T by Intel and EP610PC-15 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Intel
EP610PC-25T - 16-Macrocell Classic EPLD, 25ns, PDIP-24 | Intel / Altera
EP610PC-25T β Last Time BuySpecification Comparison
| Parameter | EP610PC-25T | EP610PC-15 |
|---|---|---|
| Brand | Intel | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Last_time_buy | Nrnd |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $28.95 | $17.50 |
| Manufacturer | Intel (formerly Altera) | β |
| Distributor / Stocking Source | Rochester Electronics, LLC | β |
| Device Family | Altera Classic EPLD - EP610 | β |
| Device Type | Erasable Programmable Logic Device (EPLD, OTP for plastic package) | EPLD (Erasable Programmable Logic Device) |
| Logic Capacity | 300 usable gates | β |
| Macro Cells | 16 | β |
| Registers | 16 | β |
| User I/Os | 16 | β |
| Propagation Delay (tPD) | 25 ns (speed grade 25) | β |
| Maximum Toggle Frequency | [DATA_NEEDED: max fmax] | β |
| Pipelined Data Rate | up to 100 MHz | Up to 100 MHz |
| Supply Voltage (VCC) | 5 V | 5 V (single supply) |
| Process Technology | ECMOS (CMOS, EPROM-based) | β |
| Package | PDIP-24 (Plastic DIP, 24-pin, 0.300 in row spacing) | PDIP-24 (plastic DIP, 24-pin) |
| Pinout Compatibility | Pin-compatible with EP610DC-25 (CERDIP-24, windowed) | β |
| Operating Temperature | 0 Β°C to +70 Β°C (commercial) | [DATA_NEEDED: operating temperature range] |
| Programming Method | OTP (one-time programmable) via Altera programming hardware | β |
| Mounting Type | Through-hole | Through-Hole (DIP) |
| RoHS Status | [DATA_NEEDED: RoHS status] | [DATA_NEEDED: RoHS status] |
| Shipping Form (T suffix) | Tube | β |
| Family | β | Classic EPLD |
| Usable Gates | β | 300 gates |
| Macrocells | β | 16 |
| Logic Delay (tPD) | β | 15 ns (pin-to-pin, -15 speed grade) |
| Maximum Counter Frequency | β | 100 MHz (per family datasheet) |
| Technology | β | CMOS |
| Architecture | β | PAL-type, sum-of-products AND/OR array |
| TTL Emulation | β | 100% TTL compatible |
| Pin Count | β | 24 pins |
| Development Tool | β | Altera MAX+PLUS II |
| Logic Test Circuitry | β | On-board for AC/DC verification |