EP910PC-20 vs EP910PC-20T Comparison

Detailed side-by-side comparison of EP910PC-20 by Altera and EP910PC-20T by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EP910PC-20 EP910PC-20T
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Unknown
Family Altera Classic EPLD Classic EPLD
Device EP910 —
Usable Gates 900 —
Macrocell Count [DATA_NEEDED: macrocell count] —
Pin-to-Pin Delay (tPD) 20 ns —
Package PDIP-24 (PC suffix) —
Pin Count 24 —
Supply Voltage (VCC) 5 V —
Technology CMOS EPROM (UV-erasable) —
I/O Compatibility 100% TTL —
Operating Temperature 0C to +70C (commercial) [DATA_NEEDED: operating temperature range]
Programming Method EPROM programmer, JEDEC fuse map —
Mounting Type Through-Hole (DIP) —
MSL Level [DATA_NEEDED: MSL level] —
RoHS Status [DATA_NEEDED: RoHS status] unknown
Device Type — EPLD
Fabrication Technology — CMOS
Logic Integration — 300 to 900 usable gates
Logic Emulation — 100% TTL emulation
Application Function — High-speed, low-power logic integration
Programmable Device Class — Erasable programmable logic device
Device Family — Altera Classic EPLD Family
Speed Grade — 20 ns
Package Code — PC
Package Pin Count — [DATA_NEEDED: package pin count]
Package Dimensions — [DATA_NEEDED: package dimensions]
Supply Voltage — [DATA_NEEDED: operating supply voltage]
I/O Count — [DATA_NEEDED: I/O count]
Internal Logic Capacity — 300 to 900 usable gates
Supported Logic Integration — Multiple PAL- and GAL-type devices
Programming Interface — [DATA_NEEDED: programming interface]
Programming Voltage — [DATA_NEEDED: programming voltage]
Mounting Technology — [DATA_NEEDED: mounting technology]
REACH Status — unknown
AEC-Q100 Qualification — not_applicable
Lead-Free Status — unknown
Halogen-Free Status — unknown

Datasheets & Resources

Browse All Products Create BOM Request Quote