EPM3512AQC208-3 vs EPM3512AQC208-2 Comparison

Detailed side-by-side comparison of EPM3512AQC208-3 by Altera and EPM3512AQC208-2 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3512AQC208-3 EPM3512AQC208-2
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Last Time Buy Obsolete
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 512 512
Logic Array Blocks (LABs) 16 (32 macrocells each) 16
Maximum User I/O Pins 172 —
Package PQFP-208 PQFP-208 (QC)
Speed Grade -3 -2
Supply Voltage - Core (VCCINT) 3.3 V —
I/O Bank Supply Voltage (VCCIO) 2.5 V / 3.3 V / 5.0 V (multiVolt) —
In-System Programmability Yes (IEEE Std. 1532 compliant) Yes (IEEE 1149.1 JTAG)
Boundary-Scan Test Yes (IEEE Std. 1149.1 / JTAG) —
Program/Erase Cycles 100 minimum [DATA_NEEDED: exact datasheet figure] —
Non-Volatile Configuration Yes (EEPROM-based) —
Operating Temperature [DATA_NEEDED: industrial/commercial grade range] —
RoHS Status [DATA_NEEDED: confirm from datasheet] Non-compliant (legacy PQFP)
Mounting Type Surface Mount Surface Mount
MSL Level [DATA_NEEDED: moisture sensitivity level] —
User I/O Pins — 172
Supply Voltage (Core) — 3.3 V
Output Drive Voltage — 2.5 V / 3.3 V programmable
Input Voltage Tolerance — 2.5 V / 3.3 V / 5.0 V
Process Technology — 0.30 µm EEPROM
Program/Erase Endurance — 100 cycles (typical)
User I/O Banks — 4
Operating Temperature Range — Commercial (0C to +70C)
Lead-Free — No (SnPb lead finish)
Security Bit — Yes (programmable)

Datasheets & Resources

Browse All Products Create BOM Request Quote