EPM3512AQC208-3 vs EPM3512AQC208-2 Ikinahambing

Detalyadong pagkakahiwalay na pagkakahambing ng EPM3512AQC208-3 sa pamamagitan ng Altera at EPM3512AQC208-2 sa pamamagitan ng Altera. Ikinahambing ang mga pangunahing paglalarawan, mga tama ng elektriko, paakay, kalagayan ng buhay, presyo, at pagkakaroon upang makita ang pinakamahusay na komponente para sa iyong mga kinakailangang pang disenyo.

Pagsanggunian na paghahambing

Parametro EPM3512AQC208-3 EPM3512AQC208-2
Brand Altera Altera
Kategorya FPGA & CPLD FPGA & CPLD
Katayuan ng Lifecycle Huling Pagbili Obsolete
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 512 512
Logic Array Blocks (LABs) 16 (32 macrocells each) 16
Maximum User I/O Pins 172 —
Packhaging PQFP-208 PQFP-208 (QC)
Speed Grade -3 -2
Supply Voltage - Core (VCCINT) 3.3 V —
I/O Bank Supply Voltage (VCCIO) 2.5 V / 3.3 V / 5.0 V (multiVolt) —
In-System Programmability Yes (IEEE Std. 1532 compliant) Yes (IEEE 1149.1 JTAG)
Boundary-Scan Test Yes (IEEE Std. 1149.1 / JTAG) —
Program/Erase Cycles 100 minimum [DATA_NEEDED: exact datasheet figure] —
Non-Volatile Configuration Yes (EEPROM-based) —
Temperature na Operasyon [DATA_NEEDED: industrial/commercial grade range] —
Tindminan RoHS [DATA_NEEDED: confirm from datasheet] Non-compliant (legacy PQFP)
Uri ng Pagpapasok Surface Mount Surface Mount
Level ng MSL [DATA_NEEDED: moisture sensitivity level] —
User I/O Pins — 172
Supply Voltage (Core) — 3.3 V
Output Drive Voltage — 2.5 V / 3.3 V programmable
Input Voltage Tolerance — 2.5 V / 3.3 V / 5.0 V
Process Technology — 0.30 µm EEPROM
Program/Erase Endurance — 100 cycles (typical)
User I/O Banks — 4
Hanay ng Temperature na Operasyon — Commercial (0C to +70C)
Lead-Free — No (SnPb lead finish)
Security Bit — Yes (programmable)

Mga Datasheets at Resources

Tingnan ang Lahat ng mga Produkto Lumikha ng BOM Hilingin ang Kita