EPM3512AQC208-7 vs EPM3512AQC210-7 Comparison

Detailed side-by-side comparison of EPM3512AQC208-7 by Intel and EPM3512AQC210-7 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM3512AQC208-7 EPM3512AQC210-7
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Nrnd Nrnd
Stock Status In Stock In Stock
Unit Price (USD) $41.72 $21.85
Family MAX 3000A MAX 3000A
Device Type CPLD (Complex Programmable Logic Device) CPLD (Complex Programmable Logic Device)
Macrocells 512 512
Usable Gates 10,000 β€”
Propagation Delay (tPD) 7.5 ns β€”
Counter Frequency (fCNT) 116.3 MHz β€”
User I/Os 172 β€”
Logic Elements / LEs N/A (CPLD macrocell architecture) β€”
Supply Voltage (VCCINT) 3.3 V β€”
I/O Standards Supported 5.0 V, 3.3 V, 2.5 V (MultiVolt I/O) β€”
Package 208-Pin PQFP (FQFP, gull-wing) PQFP-208
Operating Temperature 0 C to +70 C (commercial) [DATA_NEEDED: operating temperature range]
Programming In-System Programmable via JTAG (IEEE Std. 1532) β€”
Process Technology CMOS EEPROM, 0.30 um β€”
RoHS Status Compliant [DATA_NEEDED: RoHS compliance]
Lead-Free Yes β€”
Logic Array Blocks (LABs) β€” 16
Maximum User I/O Pins β€” 172
Dedicated Input Pins β€” 12
Pin Count β€” 208
Mounting Type β€” Surface Mount
Operating Voltage (Core) β€” 3.3 V
Min Supply Voltage β€” 3.0 V
Max Supply Voltage β€” 3.6 V
I/O Voltage Support β€” 1.8 V / 2.5 V / 3.3 V / 5.0 V (MultiVolt I/O)
Pin-to-Pin Delay β€” 7 ns (speed grade -7)
Speed Grade β€” 7 ns
In-System Programmability β€” Yes (JTAG, IEEE 1149.1)
Non-Volatile Configuration β€” Yes (EEPROM-based)

Datasheets & Resources

Browse All Products Create BOM Request Quote