EPM5064LC-1 vs EPM5064JC-2 Comparison
Detailed side-by-side comparison of EPM5064LC-1 by Altera and EPM5064JC-2 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM5064LC-1 | EPM5064JC-2 |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $9.95 | $23.10 |
| Product Type | CPLD (Complex Programmable Logic Device) | β |
| Family | MAX 5000 | MAX 5000 |
| Macrocells | 64 | 64 |
| Logic Array Blocks (LABs) | 4 | 4 |
| Usable Gates | 1.25K (approx.) | 1250 |
| Supply Voltage (VCC) | 4.75 V to 5.25 V | 5 V (4.75 V to 5.25 V) |
| Internal Operating Frequency | 62.5 MHz | β |
| Propagation Delay (tPD) | 40 ns | 45 ns |
| Input Lines | 36 | β |
| Dedicated Inputs | 7 | 7 |
| Output Lines | 28 | β |
| Programming Technology | OTP / UV-Erasable EPROM | β |
| Package | 44-pin PLCC (Plastic Leaded Chip Carrier) | 28-pin CLCC (J-lead, ceramic, windowed) |
| Process Technology | CMOS | β |
| Operating Temperature | [DATA_NEEDED: operating temperature range] | [DATA_NEEDED: commercial or industrial grade] |
| RoHS Status | [DATA_NEEDED: RoHS compliance] | β |
| Programming Interface | JTAG (ByteBlaster-compatible) | β |
| Maximum Clock Frequency (fMAX) | β | 50 MHz |
| I/O Pins | β | 28 |
| Interconnect | β | Programmable Interconnect Array (PIA) |
| Technology | β | CMOS, UV-erasable EPROM |
| Programming Method | β | UV-erase + EPROM programmer (not ISP) |
| Compliance | β | RoHS status unknown (ceramic/J-lead windowed part, legacy product) |