EPM51929C vs EPM5192AGC-15 Comparison

Detailed side-by-side comparison of EPM51929C by Intel and EPM5192AGC-15 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM51929C EPM5192AGC-15
Brand Intel Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Device Family MAX 5000 —
Device Type EPLD (Erasable Programmable Logic Device) —
Architecture Multi-array matrix (PAL-based macrocells) —
Logic Density [DATA_NEEDED: usable gates] —
Number of Macrocells [DATA_NEEDED: macrocell count] —
Number of Pins [DATA_NEEDED: pin count] —
Package Type [DATA_NEEDED: package suffix - C denotes commercial temperature grade] —
Technology CMOS EPROM CMOS, UV-erasable EPROM
Programmability UV-erasable, JEDEC fuse map —
Operating Temperature Commercial (0C to +70C) [DATA_NEEDED: operating temperature range]
Supply Voltage [DATA_NEEDED: VCC range] —
Propagation Delay [DATA_NEEDED: tpd specification] —
Maximum Toggle Frequency [DATA_NEEDED: fmax] —
Mounting Type Surface Mount or Through-Hole (package dependent) —
RoHS Status unknown [DATA_NEEDED: RoHS status - legacy ceramic PGA typically non-compliant]
Lead-Free unknown —
MSL Level [DATA_NEEDED] —
Product Type — EPLD (Erasable Programmable Logic Device)
Series — MAX 5000
Macrocells — 192
Logic Array Blocks — 16 (typical for 192-macrocell MAX 5000)
Maximum User I/O Pins — 64
Dedicated Inputs — 7
Total Inputs — 72
Propagation Delay (tPD) — 15 ns (pin-to-pin, -15 speed grade)
Supply Voltage (VCC) — 5 V
Package — Ceramic Pin Grid Array (PGA)
Programming Method — UV erase + EPROM program (via Altera programmer)
Lifecycle Status — Obsolete / Last Time Buy (per Altera legacy product list)

Datasheets & Resources

Browse All Products Create BOM Request Quote