EPM5192AJC84-20 vs EPM5192AJI84-20 Comparison

Detailed side-by-side comparison of EPM5192AJC84-20 by Altera and EPM5192AJI84-20 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5192AJC84-20 EPM5192AJI84-20
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Family MAX 5000 —
Device Type UV-erasable/OTP Complex PLD (CPLD) UV-Erasable / OTP Complex PLD
Macrocells 192 —
Propagation Delay (tpd) 33 ns (speed grade -20) —
Maximum Clock Frequency 66.7 MHz —
Supply Voltage (Vcc) 4.75 V to 5.25 V —
Dedicated Inputs 7 —
User I/O Lines 64 —
Process Technology CMOS, UV-erasable EEPROM CMOS
Package 84-pin PLCC J-Lead (WQCCJ, J84) —
Operating Temperature Grade Commercial Industrial
Mounting Type Surface Mount (J-Lead) Surface Mount
MSL Level [DATA_NEEDED: MSL level] —
RoHS Status [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status of EPM5192AJI84-20]
Programming Tool Altera MAX+PLUS II / Quartus (legacy) —
Lead-Free / Halogen-Free [DATA_NEEDED: lead-free status] —
Device Family — MAX 5000 (EPM5192)
Logic Cells / Macrocells — 192 macrocells
Propagation Delay (tPD) — 33 ns
Maximum Frequency (fCNT) — 66.7 MHz
Supply Voltage (VCC) — 5 V nominal (4.5 V to 5.5 V)
Package Code — WQCCJ (JEDEC)
Package Type — 84-pin J-bend Ceramic Chip Carrier (PLCC-84, JI)
Terminal Form — J-Bend
Number of Terminals — 84
Programmability — UV-erasable window + OTP
Pin Count — 84
Lifecycle Status — Obsolete (legacy Altera MAX 5000)

Datasheets & Resources

Browse All Products Create BOM Request Quote