EPM5192AJC84-20 vs EPM5192AJI84-20 比較

詳細並排比較 EPM5192AJC84-20 由 Altera 與 EPM5192AJI84-20 由 Altera. 比較關鍵規格、電氣參數、封裝、生命週期狀態、價格與供貨情況,以找出最符合您設計需求的元件。

規格比較

參數 EPM5192AJC84-20 EPM5192AJI84-20
品牌 Altera Altera
類別 FPGA & CPLD FPGA & CPLD
生命週期狀態 Obsolete Obsolete
Family MAX 5000 —
Device Type UV-erasable/OTP Complex PLD (CPLD) UV-Erasable / OTP Complex PLD
Macrocells 192 —
Propagation Delay (tpd) 33 ns (speed grade -20) —
最大時脈頻率 66.7 MHz —
Supply Voltage (Vcc) 4.75 V to 5.25 V —
Dedicated Inputs 7 —
User I/O Lines 64 —
Process Technology CMOS, UV-erasable EEPROM CMOS
封裝 84-pin PLCC J-Lead (WQCCJ, J84) —
Operating Temperature Grade Commercial Industrial
安裝類型 Surface Mount (J-Lead) Surface Mount
MSL 等級 [DATA_NEEDED: MSL level] —
RoHS 狀態 [DATA_NEEDED: RoHS status] [DATA_NEEDED: RoHS status of EPM5192AJI84-20]
Programming Tool Altera MAX+PLUS II / Quartus (legacy) —
Lead-Free / Halogen-Free [DATA_NEEDED: lead-free status] —
Device Family — MAX 5000 (EPM5192)
Logic Cells / Macrocells — 192 macrocells
Propagation Delay (tPD) — 33 ns
Maximum Frequency (fCNT) — 66.7 MHz
Supply Voltage (VCC) — 5 V nominal (4.5 V to 5.5 V)
Package Code — WQCCJ (JEDEC)
Package Type — 84-pin J-bend Ceramic Chip Carrier (PLCC-84, JI)
Terminal Form — J-Bend
Number of Terminals — 84
Programmability — UV-erasable window + OTP
腳位數 — 84
生命週期狀態 — Obsolete (legacy Altera MAX 5000)

資料表與資源

瀏覽所有產品 建立 BOM 索取報價