EPM5192GM vs EPM5192GM-1 Comparison

Detailed side-by-side comparison of EPM5192GM by Altera and EPM5192GM-1 by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM5192GM EPM5192GM-1
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Product Family MAX 5000 —
Device Type UV Erasable Programmable Logic Device (PLD) —
Technology CMOS —
Number of Macrocells 192 —
Usable Gates 3,750 —
Pin-to-Pin Delay (tPD) 15 ns (fastest speed grade); 55 ns (this part) —
Counter Frequency (fCNT) up to 76.9 MHz —
Propagation Delay (tPD, this part) 55 ns —
Package CPGA-84 (Ceramic Pin Grid Array, 84 pins, windowed) CPGA-84 (Windowed Ceramic PGA)
Mounting Type Through-Hole (PGA) Through-Hole (Pin Grid Array socket)
Erasure Method UV (windowed ceramic package) —
Supply Voltage [DATA_NEEDED: typical VCC range] [DATA_NEEDED: VCC nominal]
Maximum User I/O [DATA_NEEDED: exact I/O count for CPGA-84] —
Operating Temperature [DATA_NEEDED: commercial/industrial/military grade] —
RoHS Status Non-compliant (contains lead in ceramic PGA) —
Process Node [DATA_NEEDED: CMOS process geometry] —
Programming Interface JTAG-compatible (per MAX 5000 family) Altera ByteBlaster / JEDEC bitstream
Family — MAX 5000
Logic Cells — 192
Propagation Delay (tpd) — 55 ns
Process Technology — CMOS
Programmable Element — UV-erasable EPROM
Pin Count — 84
Operating Temperature Range — [DATA_NEEDED: commercial/industrial/military grade]
Programmable Macrocells — 192
User I/O Pins — [DATA_NEEDED: user I/O count]
RoHS Compliance — unknown (legacy ceramic PGA)
Lead-Free Status — unknown
Development Tool — Altera MAX+PLUS II (legacy)

Datasheets & Resources

Browse All Products Create BOM Request Quote