EPM570T10015 vs EPM570F100C5N Comparison

Detailed side-by-side comparison of EPM570T10015 by Altera and EPM570F100C5N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM570T10015 EPM570F100C5N
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Active
Device Family MAX II —
Logic Elements 570 570
Macro Cells 440 —
User Flash Memory 8 Kbits —
Maximum User I/O Pins 76 —
Package TQFP-100 (T100) 14 x 14 mm —
Pin-to-Pin Delay (tPD) 15 ns (commercial/industrial speed grade) —
Propagation Delay [DATA_NEEDED: detailed tPD/tCO/tSU datasheet values] —
Supply Voltage - Core (VCCINT) 3.3 V (2.5 V variants exist in MAX II family) —
Supply Voltage - I/O (VCCIO) 1.5 V / 1.8 V / 2.5 V / 3.3 V (multi-volt I/O) —
Operating Temperature Range -40 °C to +85 °C (industrial) —
Configuration Memory On-chip flash (non-volatile, instant-on) On-chip Flash (instant-on, non-volatile)
Programming Interface JTAG (IEEE 1149.1 / IEEE Std 1532) JTAG (IEEE 1149.1)
Supported I/O Standards LVTTL, LVCMOS, PCI, SSTL (per pin) —
Process Technology 0.18 µm 0.18 micron CMOS
RoHS Status [DATA_NEEDED: RoHS compliance status] —
MSL Level [DATA_NEEDED: moisture sensitivity level] —
Family — MAX II
Number of Macrocells — 440
User I/Os — 76
Number of Logic Array Blocks — 57
Propagation Delay (tPD) — 5.4 ns
Supply Voltage - Internal — 2.5 V, 3.3 V
I/O Standards Supported — 1.8 V, 2.5 V, 3.3 V LVCMOS/LVTTL
Operating Temperature — 0C to 85C (TJ)
Mounting Type — Surface Mount
Package / Case — 100-LBGA (FBGA-100), 11 x 11 mm, 1.0 mm pitch
Supplier Device Package — 100-FBGA
In-System Programmability — Yes (JTAG, IEEE 1532)
User Flash Memory (UFM) — 8 Kbit
Lead Free / RoHS — Yes (per verified data)

Datasheets & Resources

Browse All Products Create BOM Request Quote