EPM570T100C4 vs EPM570T100C3 Comparison

Detailed side-by-side comparison of EPM570T100C4 by Intel and EPM570T100C3 by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM570T100C4 EPM570T100C3
Brand Intel Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Active Active
Family MAX II MAX II
Logic Elements (LEs) 570 —
Macrocells 440 —
Maximum User I/O Pins (this package) 80 —
Pin-to-Pin Propagation Delay (tPD) 5.4 ns —
User Flash Memory 8 Kbits —
General-Purpose SRAM 4.4 Mbits —
Core Voltage (VCCINT) 1.8 V —
I/O Voltage (VCCIO) 1.5 V / 1.8 V / 2.5 V / 3.3 V (MultiVolt) —
Package TQFP-100 (T100), 14 x 14 mm 100-pin TQFP (T100), 14×14 mm
Operating Temperature 0C to +85C (commercial) —
Programming Interface JTAG (IEEE 1149.1) - ISP —
Mounting Type Surface Mount Surface Mount
MSL Level [DATA_NEEDED: MSL Level] —
RoHS Status Compliant Compliant
On-chip Oscillator Yes (3.3 MHz / 5.5 MHz selectable) —
Internal Logic Analyzers / ISP JTAG-based in-system programmable, no external boot PROM required —
Device Type — CPLD (Complex Programmable Logic Device)
Logic Elements — 570
Equivalent Macrocells — 440
User I/O Pins — 76 (max)
User Flash Memory (UFM) — 8 Kbits
Maximum Operating Frequency — 304 MHz
Technology Node — 0.18 µm 6-layer-metal flash process
Internal Supply Voltage — 2.5 V / 3.3 V
I/O Voltage Support (MultiVolt) — 1.5 V, 1.8 V, 2.5 V, 3.3 V
Temperature Grade — Commercial (C)
Speed Grade — 3 (fastest C-grade)
Programming — In-System Programmable (ISP) via JTAG (IEEE 1149.1)

Datasheets & Resources

Browse All Products Create BOM Request Quote