EPM7128SQC100-15 vs EPM7128SQC160-15N Comparison

Detailed side-by-side comparison of EPM7128SQC100-15 by Altera and EPM7128SQC160-15N by Intel. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Altera
EPM7128SQC100-15 EPM7128SQC100-15 - MAX 7000 CPLD 128MC 15ns 5V | Altera/Intel

EPM7128SQC100-15 - MAX 7000 CPLD 128MC 15ns 5V | Altera/Intel

EPM7128SQC100-15 ⚠ Last Time Buy

Specification Comparison

Parameter EPM7128SQC100-15 EPM7128SQC160-15N
Brand Altera Intel
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Last Time Buy NRND
Unit Price (USD) $8.20 —
Family MAX 7000 MAX 7000
Device Type CPLD (Complex Programmable Logic Device) —
Macrocells 128 —
Logic Array Blocks (LABs) 4 (16 macrocells each) 8
User I/Os 84 —
Pin-to-Pin Delay (tPD) 15 ns —
Maximum Frequency (fMAX) [DATA_NEEDED: fMAX value] —
Typical Gate Count 2,500 gates —
Supply Voltage (VCCINT) 5 V (5% tolerance) 5 V
Programming Technology EEPROM (in-system programmable via JTAG) EEPROM (non-volatile)
JTAG Interface IEEE Std. 1149.1 compliant —
Package 100-pin PQFP (Plastic Quad Flat Pack) 160-pin PQFP / BQFP (Plastic Quad Flat Pack)
Operating Temperature 0C to +70C (Commercial) 0°C to +70°C (commercial)
Mounting Type Surface Mount Surface Mount
MSL Level 3 (168 hours) —
RoHS Status Non-compliant (SnPb lead finish - legacy PQFP) [DATA_NEEDED: RoHS status]
Product Type — CPLD (Complex Programmable Logic Device)
Macro Cells — 128
User I/O Count — 100
Usable Gates — 2.5K
Propagation Delay (tPD) — 15 ns
Maximum Internal Frequency — 76.9 MHz
I/O Voltage Tolerance — 3.3 V / 5 V mixed
In-System Programmability — Yes (JTAG-compatible)
Lead-Free — [DATA_NEEDED: lead-free status]

Datasheets & Resources

Browse All Products Create BOM Request Quote