EPM9320RC208-15 vs EPM9320RI208-20C Comparison

Detailed side-by-side comparison of EPM9320RC208-15 by Altera and EPM9320RI208-20C by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.

Specification Comparison

Parameter EPM9320RC208-15 EPM9320RI208-20C
Brand Altera Altera
Category FPGA & CPLD FPGA & CPLD
Lifecycle Status Obsolete Obsolete
Device Family MAX 9000 —
Macro Cells 320 —
Usable Gates 6,000 6,000
Pin-to-Pin Propagation Delay 15 ns (speed grade -15) —
Maximum Clock Frequency 117.6 MHz —
Supply Voltage 5.0 V —
Configuration Technology EEPROM-based (non-volatile) —
In-System Programmability Yes (ISP via JTAG) Yes (5.0 V ISP via JTAG)
JTAG Interface IEEE Std. 1149.1 —
Package 208-pin RQFP (Power QFP) 208-pin RQFP (Plastic Quad Flat Pack)
Package Type 208-BFQFP Exposed Pad —
Mounting Type Surface Mount Surface Mount
Operating Temperature [DATA_NEEDED: operating temperature range] —
Number of I/O Pins [DATA_NEEDED: user I/O count] —
Logic Array Blocks [DATA_NEEDED: LAB count] —
RoHS Status [DATA_NEEDED: RoHS status] —
Lifecycle Status Obsolete (PDN0706, 2007) —
Family — MAX 9000
Device Type — EE PLD / CPLD
Logic Elements / Macrocells — 320
Number of Flip-Flops — 484
Logic Array Blocks (LABs) — 16
Maximum Internal Clock Frequency — 100 MHz
Pin-to-Pin Propagation Delay (tPD) — 20 ns
Supply Voltage (VCCINT/VCCIO) — 5.0 V
I/O Voltage Tolerance — 3.3 V or 5.0 V
Programmable Interface — JTAG (IEEE Std. 1149.1) BST
Technology — CMOS EEPROM
Operating Temperature (Industrial) — -40C to +85C
Lead-Free / RoHS — Information not confirmed from verified data [DATA_NEEDED: RoHS status]

Datasheets & Resources

Browse All Products Create BOM Request Quote