EPM9320RC208-15 vs EPM9480RC208-15N Comparison
Detailed side-by-side comparison of EPM9320RC208-15 by Altera and EPM9480RC208-15N by Altera. Compare key specifications, electrical parameters, packaging, lifecycle status, pricing, and availability to determine the best component for your design requirements.
Specification Comparison
| Parameter | EPM9320RC208-15 | EPM9480RC208-15N |
|---|---|---|
| Brand | Altera | Altera |
| Category | FPGA & CPLD | FPGA & CPLD |
| Lifecycle Status | Obsolete | Obsolete |
| Stock Status | In Stock | In Stock |
| Unit Price (USD) | $0.00 | $0.00 |
| Device Family | MAX 9000 | β |
| Macro Cells | 320 | 480 |
| Usable Gates | 6,000 | 10,000 |
| Pin-to-Pin Propagation Delay | 15 ns (speed grade -15) | β |
| Maximum Clock Frequency | 117.6 MHz | β |
| Supply Voltage | 5.0 V | 5.0 V |
| Configuration Technology | EEPROM-based (non-volatile) | β |
| In-System Programmability | Yes (ISP via JTAG) | Yes (ISP via JTAG) |
| JTAG Interface | IEEE Std. 1149.1 | IEEE Std. 1149.1 |
| Package | 208-pin RQFP (Power QFP) | 208-pin RQFP |
| Package Type | 208-BFQFP Exposed Pad | β |
| Mounting Type | Surface Mount | Surface Mount |
| Operating Temperature | [DATA_NEEDED: operating temperature range] | [DATA_NEEDED: operating temperature range] |
| Number of I/O Pins | [DATA_NEEDED: user I/O count] | β |
| Logic Array Blocks | [DATA_NEEDED: LAB count] | β |
| RoHS Status | [DATA_NEEDED: RoHS status] | ROHS3 Compliant |
| Lifecycle Status | Obsolete (PDN0706, 2007) | β |
| Family | β | MAX 9000 |
| Device Type | β | CPLD (Complex Programmable Logic Device) |
| Maximum Frequency | β | 117.6 MHz |
| Propagation Delay | β | 15 ns (speed grade -15) |
| Configuration Memory | β | EEPROM (non-volatile) |
| Moisture Sensitivity Level | β | MSL 3 (168 Hours) |
| Manufacturer Standard Lead Time | β | 1-7 Days |
| Architecture | β | Multiple Array MatriX (MAX) third-generation |