Integrierte Schaltungen

Unterkategorien

📁 ADC/DAC 2518 Produkte 📁 Verstärker-ICs 793 Produkte 📁 Audio-Codecs 16 Produkte 📁 Audio-ICs 2 Produkte 📁 Takt & Timing 287 Produkte 📁 DSP 962 Produkte 📁 Datenakquise-ICs 2 Produkte 📁 Digitale Potentiometer 4 Produkte 📁 Display-Treiber & -Controller 1 Produkte 📁 FPGA & CPLD 6666 Produkte 📁 Schnittstellen-ICs 1568 Produkte 📁 LED-Treiber 1 Produkte 📁 Logik-ICs 305 Produkte 📁 Speicher-ICs 875 Produkte 📁 Mikrocontroller 18688 Produkte 📁 Mikroprozessoren 4 Produkte 📁 Motortreiber 1 Produkte 📁 Sonstiges 1 Produkte 📁 Sensor and Detector Interfaces 1 Produkte 📁 Spezialisierte ICs 15 Produkte 📁 Video-ICs 13 Produkte

Produkte (32725)

SI5341B-B05471-GM - 10-Output Ultra-Low-Jitter Clock Generator | Skyworks
SI5341B-B05471-GM

SI5341B-B05471-GM - 10-Output Ultra-Low-Jitter Clock Generator | Skyworks

The Skyworks Solutions (formerly Silicon Labs) SI5341B-B05471-GM is an ultra-low-jitter, 10-output, any-frequency (< 350 MHz) clock generator housed in a 64-pin VFQFN exposed-pad package. The device delivers 0.09 ps typical RMS phase jitter (12 kHz to 20 MHz integration band), four reference inputs, and supports both integer and fractional-N frequency synthesis modes for flexible timing architectures in high-performance systems. A clock generator is a semiconductor device that produces one or more precisely timed reference signals used to synchronize digital logic, converters, serializers, and RF front-ends. Within the broader hierarchy, the SI5341B-B05471-GM is a PLL-based frequency synthesizer that belongs to the clock generator family, itself a sub-category of clock & timing ICs in the power management / signal chain ecosystem. Unlike simple crystal oscillators, multi-output clock generators like the Si5341B consolidate what would otherwise require multiple discrete XOs and fanout buffers into a single IC configurable via I2C/SPI, simplifying BOM and improving timing margin across PCB regions. Key features include 0.09 ps RMS phase jitter, 4 reference inputs (differential or single-ended), 10 output drivers (selectable LVDS/LVPECL/HCSL/CMOS), an on-chip fractional-N PLL with MultiSynth technology, and a per-output integer divider. The device supports output frequencies from < 1 Hz up to 350 MHz on any output, with independent frequency and format programming. The integrated XTAL oscillator accepts a 25 MHz to 54 MHz fundamental-mode resonator for smooth frequency and format programming. The Si5341B architecture combines a low-noise MultiSynth fractional divider stage with a high-frequency VCO, achieving jitter performance that previously required discrete VCXOs plus custom ASICs. ClockBuilder Pro software generates the register map that initializes the device, removing manual I2C programming and reducing firmware development time. Typical applications include 100G/400G optical transport, OTN/SONET/SDH line cards, broadcast video reference timing, wireless baseband and digital front-end (DFE) clocking, enterprise switch/router timing, and FPGA/ASIC reference clock distribution. Any application requiring multiple low-jitter, format-flexible clocks from a single reference benefits from the Si5341B. When designing with this part, use the ClockBuilder Pro GUI to generate the device profile - register map, frequency plan, and pin configuration - and avoid manual programming. Layout must follow Skyworks application note AN862 (jitter optimization) to minimize output-to-output crosstalk and power-supply noise coupling. This page aggregates Skyworks-published specs, distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone - giving a holistic view for BOM decisions.

USD $16,89 Auf Lager
SI5341B-D07870-GMR - 10-Out 350MHz Jitter Clock Gen | Skyworks
SI5341B-D07870-GMR

SI5341B-D07870-GMR - 10-Out 350MHz Jitter Clock Gen | Skyworks

The Skyworks Solutions SI5341B-D07870-GMR is an ultra-low-jitter, 10-output, any-frequency clock generator housed in a 64-pin VFQFN (Quad Flat No-Lead) package with exposed pad, supporting output frequencies up to 350 MHz. Built on MultiSynth fractional synthesis technology, it provides 0.09 ps RMS phase jitter performance across the entire operating range and accepts up to 750 MHz input reference. The -D07870- suffix indicates a factory-preprogrammed frequency plan (custom NVM configuration) for a specific customer design, packaged on Tape & Reel per the -GMR suffix. A clock generator is a timing IC that synthesizes one or more precise output frequencies from a single reference input, eliminating the need for multiple crystal oscillators in a system. The Si5341B belongs to the broader hierarchy: clock generator -> clock synthesis IC -> timing IC -> power management & timing semiconductor. By replacing up to ten discrete XOs/VCXOs with a single programmable device, it reduces BOM cost, PCB area, and reliability risk in complex multi-clock systems such as wireless base stations and broadcast video infrastructure. Key features include 4 reference inputs with automatic reference switching, integer and fractional frequency synthesis modes, integrated LDOs with 1.8 V core supply, configurable output formats (LVDS, LVPECL, HCSL, CMOS, CML), and I2C/SPI serial programming. Independent output dividers per channel and 0.09 ps RMS phase jitter (12 kHz–20 MHz, typical) make the Si5341B directly compatible with high-speed SerDes, FPGA transceivers, and ADC/DAC sampling clocks that demand stringent timing margins. Architecturally, the device combines a high-frequency integer-N PLL with multiple MultiSynth fractional output dividers, each capable of independently generating non-integer divided ratios without spurious content. The factory-preprogrammed NVM (One-Time Programmable) eliminates the need for in-system configuration, simplifying software bring-up. Per the Skyworks datasheet, the device operates from a 3.3 V core supply with 1.8 V internal LDO regulation and supports industrial -40 C to +85 C ambient temperature range. Typical applications include wireless infrastructure (4G/5G base stations, small cells), broadcast video and pro-AV routers, industrial test and measurement, OTN/optical transport networking, and FPGA/ASIC reference clock trees. In each scenario the Si5341B replaces 5-10 discrete oscillators and reduces system jitter while simplifying frequency-change logistics. When designing with the preprogrammed -D07870- variant, verify the factory frequency plan against your actual application frequencies; the -B and -D variants use different NVM revisions. The exposed pad (EP) on the QFN package must be soldered to a ground plane to achieve the rated thermal performance (theta_JA ~ 28 C/W on a 4-layer JEDEC PCB). This page synthesizes distributor pricing, drop-in alternatives, and practical design notes drawn from the Skyworks Si5341B datasheet, the Si5341/40 Family Reference Manual, and authorized distributor listings as of 2026-10-10. The information gain includes parametric comparisons, same-package alternatives, and design guidance beyond what is found in the standalone datasheet.

USD $10,85 Auf Lager
SI5341B-D08976-GM - 10-Output Ultra-Low Jitter Clock Generator | Skyworks
SI5341B-D08976-GM

SI5341B-D08976-GM - 10-Output Ultra-Low Jitter Clock Generator | Skyworks

The Skyworks (formerly Silicon Labs) SI5341B-D08976-GM is an ultra-low jitter, 10-output, any-frequency (<350 MHz) any-output clock generator housed in a 64-pin VQFN exposed-pad package. It generates any combination of output frequencies from any input frequency with 90 fs RMS typical jitter performance, making it suitable for high-performance timing applications where signal integrity is critical. What is a clock generator? A clock generator is a timing integrated circuit that synthesizes one or more output clock signals from one or more reference inputs (crystal, LVCMOS, or differential clock). Clock generators belong to the clock and timing IC family within the broader power management and signal chain hierarchy, and they are foundational building blocks in nearly every digital system. The SI5341B family specifically targets ultra-low jitter applications such as 100G/400G optical modules, broadband communications, and high-speed data converters, where phase noise directly limits bit-error-rate and signal-to-noise ratio. The SI5341B supports input frequency ranges of 25 to 54 MHz from an external crystal, 10 to 750 MHz from a differential clock, and 10 to 250 MHz from an LVCMOS clock. It provides both integer and fractional frequency synthesis modes, four reference inputs, and 10 configurable outputs. Phase jitter is rated at 0.09 ps RMS, a figure that places it among the lowest-jitter clock generators in its class and enables compliance with the most stringent telecom and datacom standards such as OTU/STM-64, PCIe Gen 5, and 56G/112G SerDes reference clock requirements. Architecturally, the SI5341B integrates a MultiSynth fractional divider engine, a low-noise PLL with integrated VCO, and per-output divider and driver stages. The device is configured through I2C/SPI with a graphical ClockBuilder Pro software tool that simplifies register programming. Outputs can be independently configured as LVDS, LVPECL, HCSL, CML, or LVCMOS, allowing direct connection to serializers, FPGAs, ASICs, and DACs without external level translation. Typical applications include wired networking (switches, routers, line cards), optical transport (OTN/SONET/SDH), wireless base stations, broadcast video, test and measurement equipment, and high-performance FPGA/ASIC reference clock trees. In each of these, the SI5341B replaces multiple fixed-frequency oscillators and PLL devices with a single programmable part, simplifying BOM and improving frequency agility across product variants. When designing with the SI5341B, ensure the exposed pad is soldered to a sufficient ground plane for thermal dissipation and noise isolation. Place decoupling capacitors as close as possible to the supply pins and follow Skyworks application note AN862 for jitter optimization in next-generation internet infrastructure systems. Output format, drive strength, and frequency for each of the 10 outputs should be configured via ClockBuilder Pro before register loading. This page synthesizes distributor pricing, drop-in alternatives within the Si534x family, and practical design notes not found in the manufacturer datasheet summary, providing engineers with a single-source reference for evaluation and procurement decisions.

USD $13,95 Auf Lager
SI5341B-D11825-GMR - 10-Output Clock Generator | Skyworks
SI5341B-D11825-GMR

SI5341B-D11825-GMR - 10-Output Clock Generator | Skyworks

The Skyworks SI5341B-D11825-GMR is an ultra-low-jitter, 10-output, any-frequency (less than 350 MHz), any-output clock generator IC housed in a 64-pin VFQFN (QFN) exposed-pad package. Per the Skyworks Si5341/40 Rev D family reference manual, the Si5341B uses MultiSynth fractional divider technology to synthesize independent output frequencies on each of its ten outputs, making it well suited for systems that require multiple unrelated clock domains from a single reference. A clock generator (also called a frequency synthesizer or clock synthesizer) is a category of timing integrated circuit that takes one or more reference inputs and produces one or more output clocks at independently programmed frequencies. Within the broader timing hierarchy, clock generators sit below crystal oscillators and above clock buffers: they live in the power-management-and-timing section of mixed-signal designs, often classified as a Clock & Timing IC. The Si5341B family is engineered for the upper end of this category, where output jitter in the femtosecond range and multi-domain frequency flexibility are both required. Key features include 10 independently configurable output channels, sub-200 fs RMS typical output jitter, integer and fractional frequency synthesis on every output, an I2C/SPI control interface, an integrated crystal input stage, and support for output frequencies up to 350 MHz on each channel. The 64-VFQFN exposed-pad package provides a low thermal resistance path, allowing full operation across the -40C to +85C industrial temperature range. The Si5341B-D11825-GMR is a factory-pre-programmed derivative of the Si5341B-D-GMR base part, where the -D11825- suffix denotes the customer-specific frequency plan pre-loaded into the part's non-volatile memory. Designers order this derivative to receive a device that is pre-configured for a specific set of output frequencies without having to program the device over I2C/SPI at first power-up, simplifying firmware bring-up and eliminating register-initialization risk. Typical applications include high-performance wireless baseband cards, optical transport networking line cards, FPGA-SoC reference clocking for high-speed transceivers, broadcast video and imaging systems, and industrial test-and-measurement equipment. The wide frequency range and low jitter make it suitable as the master timing source for systems that also require jitter-cleaner behavior when paired with an external jitter attenuator such as the Si5342A. When designing with this device, observe the Skyworks reference manual recommendation to use the ClockBuilder Pro software to generate the configuration header, place a 1 uF decoupling capacitor close to each of the multiple supply pins, and bond the central exposed pad (EP) to a continuous low-impedance ground plane for thermal dissipation. This page synthesizes distributor pricing, drop-in alternatives drawn from the same Skyworks Si5341B family, and practical design notes that go beyond what the manufacturer datasheet publishes as a standalone PDF.

USD $4,21 Auf Lager
SI5341B-D13308-GM - 10-Output Ultra-Low Jitter Clock Generator | Skyworks
SI5341B-D13308-GM

SI5341B-D13308-GM - 10-Output Ultra-Low Jitter Clock Generator | Skyworks

The Skyworks SI5341B-D13308-GM is a 10-output, any-frequency (< 350 MHz), any-output ultra-low-jitter clock generator housed in a 64-pin QFN package with exposed pad. The device delivers 0.09 ps RMS phase jitter (12 kHz to 20 MHz, typical) using MultiSynth fractional dividers, four reference inputs, and configurable output formats (LVDS, LVPECL, LVCMOS, HCSL). It operates from a 1.8 V / 3.3 V core supply and supports I2C/SPI host configuration via Skyworks ClockBuilder Pro. A clock generator is a mixed-signal PLL-based IC that synthesizes one or more precise output frequencies from one or more reference inputs, providing clean timing for downstream digital, analog, and RF subsystems. Within the broader hierarchy, the SI5341B is a clock generator -> PLL/ frequency synthesizer -> timing IC -> power management & timing -> semiconductor. The device replaces multiple crystal oscillators and discrete PLLs in designs that require many frequency-related outputs at low jitter, reducing BOM count and PCB area. Key features of the SI5341B include 10 differential/CMOS outputs, integer and fractional frequency synthesis modes, output frequencies up to 350 MHz, programmable output swing and slew rate, per-output enable/disable, loss-of-reference and loss-of-lock indicators, and an internal EEPROM for autonomous power-up configuration. The chip integrates two MultiSynth blocks to deliver non-related output frequencies from a single reference. The architecture combines a high-frequency fractional-N PLL with a divider chain based on Skyworks' MultiSynth technology, which produces lower fractional spurs than classic fractional-N designs and supports frequency increments of 1 Hz to satisfy SONET/SDH, Ethernet, PCIe, and JESD204B clocking requirements. Status monitoring is provided through interrupt flags, GPIO pins, and an SMBus alert line. Typical applications include wireless base-station transceivers, OTN/framer line cards, broadcast video equipment, FPGA/SoC reference clocks, and instrumentation that demands deterministic low-jitter timing rails. The wide format support also makes it suitable for replacing legacy crystal/oscillator stacks. Designers should note that PCB layout for the 64-QFN package benefits from a solid ground/power pour under the exposed pad (EP) for thermal dissipation and return-path integrity; the EP must be soldered to a stitched ground plane to meet the datasheet jitter specification. Use ClockBuilder Pro to generate the register map; manual register programming is not recommended. This page synthesizes distributor pricing, drop-in same-package variants, and practical design notes not found in the manufacturer datasheet alone.

USD $8,55 Auf Lager
SI5344B-D-GM - 4-Output Jitter Attenuator, 350 MHz | Skyworks
SI5344B-D-GM

SI5344B-D-GM - 4-Output Jitter Attenuator, 350 MHz | Skyworks

The Skyworks Solutions SI5344B-D-GM is a 4-output, any-frequency, any-output jitter attenuator and clock multiplier that operates up to 350 MHz output frequency, housed in a 44-pin QFN (7x7 mm) package with exposed thermal pad. It supports an input frequency range of 0.008 MHz to 750 MHz and provides up to 4 differential or single-ended output clocks with sub-100 femtosecond RMS jitter, enabled by the fourth-generation DSPLL and MultiSynth fractional-N technologies integrated on-chip. A jitter attenuator is a clock-tree building block whose job is to take a noisy reference clock and synthesize a clean, low-jitter output clock while rejecting upstream phase noise. Within the broader clock-tree taxonomy, jitter attenuators sit between simple clock buffers (no frequency synthesis, no jitter cleaning) and full frequency synthesizers. The Si5344 series from Skyworks targets the highest tier of jitter performance for communications infrastructure, broadcast video, and high-speed data-conversion systems. Key features include four independently configurable output dividers with output frequencies up to 350 MHz, integrated XTAL reference input compensation, programmable jitter attenuation bandwidth, and in-circuit programmable non-volatile memory that guarantees a known frequency at every power-up. The on-chip MultiSynth block enables non-integer frequency translations, so designers are not constrained to integer ratios when generating system clocks from a single reference. Typical applications include 10G/25G/100G Ethernet line cards, OTU/SONET/SDH transport equipment, OTN multiplexers, FPGA and ASIC reference clock generation, professional broadcast video formats, and high-performance data-converter clocking where reference jitter directly limits achievable SNR. When designing with this device, configure the outputs, dividers, and jitter-attenuation bandwidth through the Skyworks ClockBuilder Pro software, which exports a complete register map and a project-specific NVM image that guarantees deterministic startup behavior.

USD $11,05 Auf Lager
SI5345A-D-GM - 10-Output Jitter Attenuator, <1028 MHz | Skyworks
SI5345A-D-GM

SI5345A-D-GM - 10-Output Jitter Attenuator, <1028 MHz | Skyworks

The Skyworks SI5345A-D-GM is a 10-channel, any-frequency, any-output jitter attenuator and clock multiplier housed in a 64-pin VFQFN exposed-pad (QFN-64 EP) package. It accepts an input frequency range from 8 kHz to 750 MHz (differential) or 8 kHz to 250 MHz (LVCMOS) and generates any output frequency from 100 Hz up to 1028 MHz (differential), with ultra-low jitter of 90 fs RMS typical. The DSPLL-based architecture supports digitally programmable jitter attenuation bandwidth so that jitter performance can be optimized for each application. A jitter attenuator is a clock IC that cleans up timing noise from an upstream reference or recovered clock and re-generates a low-jitter output clock for downstream serializers, ADCs, DACs, FPGAs, ASICs, and network PHYs. In the clock-tree hierarchy it sits between a primary reference (XO, OCXO, or recovered clock) and the fan-out clock generators/buffers that feed individual MAC, framer, or transceiver blocks, falling under the broader categories of clock synthesis IC, timing IC, and PLL frequency synthesizer. The SI5345 family includes Si5345A, Si5345B, Si5345C, and Si5345D variants, all pin-compatible and supported by the ClockBuilder Pro configuration software. The '-D' order code suffix indicates an unprogrammed (blank/prototype) device that ships with default registers and is configured in-circuit via I2C/SPI, while the 'A' revision defines which PLL and synthesizer block layout is used. The 64-QFN exposed-pad package and integrated LDOs simplify board layout, while digital holdover with external crystal support (25 to 54 MHz on XA/XB) maintains frequency accuracy when the input reference is lost. Typical applications include 100G/400G Ethernet line cards, OTN/optical transport framer clocks, OTU/OTN timing, Synchronous Ethernet (SyncE) and IEEE 1588 PTP node clocks, wireless base-station JESD204B/C clocking, FPGA/ASIC transceivers, and broadcast video reference timing. The 90 fs RMS jitter floor is more than adequate for 56G/112G SerDes, 25G/50G Ethernet PHYs, and high-speed ADC/DAC sampling clocks. When designing with this part, place the 64-QFN exposed pad over a continuous ground plane with at least four thermal vias to the inner ground layer for lowest theta-JA. Decouple each supply pin (VDD, VDDA, VDDO) with a 100 nF X7R placed within 2 mm of the pad, and follow the ClockBuilder Pro project for register defaults. Holdover stability depends on the external XA/XB crystal; an OCXO reference is preferred for telecom-grade holdover performance. This page synthesizes distributor pricing, pin-compatible same-family drop-ins, and PCB-layout design notes that complement the manufacturer datasheet and ClockBuilder Pro reference manual, giving engineers an at-a-glance comparison set not found on a single source page.

USD $27,50 Auf Lager
SI5345A-D04313-GM - 10-Output Jitter Attenuator Clock | Skyworks
SI5345A-D04313-GM

SI5345A-D04313-GM - 10-Output Jitter Attenuator Clock | Skyworks

The Skyworks (formerly Silicon Labs) SI5345A-D04313-GM is a factory-preprogrammed, low-jitter, 10-output, any-frequency (< 1028 MHz) jitter attenuator / clock multiplier housed in a 64-pin VFQFN (9x9 mm) exposed-pad package. It is a custom-configured variant of the Si5345A Rev. D family, delivered with a unique frequency plan defined by the five-digit suffix "D04313" generated by ClockBuilder Pro software. A jitter attenuator is a specialized clock generator / PLL device that cleans up jitter and phase noise from a reference clock and produces multiple low-jitter output frequencies simultaneously. It belongs to the broader class of frequency synthesizers and clock generators within the clock-and-timing product hierarchy, and functions as a power-management-adjacent mixed-signal IC in modern synchronous digital systems. Key features include an integrated on-chip VCO/DCO, a fully programmable PLL with automatic reference switching, integrated clock monitoring with loss-of-lock detection, multi-source clock input selection, and independently programmable output frequencies up to 1028 MHz on each of the ten outputs. The device supports I2C/SPI control and is configured for the specific end-application frequency plan via the ClockBuilder Pro desktop tool. Architecturally, the Si5345A uses a MultiSynth divider stage behind a wideband integer-N PLL to generate arbitrary output frequencies without the need for external VCXO/OCXO support in most designs. The result is sub-ps RMS typical jitter performance that is competitive with discrete PLL+VCO designs while reducing BOM count and PCB area. Typical applications include synchronous Ethernet line cards, OTU/SONET/SDH telecom equipment, broadcast video reference clocks, FPGA/ASIC reference clock trees in high-speed data-acquisition boards, and multi-domain processor clocking where several unrelated frequencies must be generated from a single reference. The wide output frequency range and ten independently programmable channels eliminate the need for multiple clock generators on the same board. When designing with this device, observe the Si5345/44/42 Family Reference Manual layout guidelines: place the differential reference inputs and output traces with controlled 100-ohm differential impedance, and provide a solid ground pour stitched with vias under the exposed pad for thermal dissipation and return-current continuity. The exposed pad must be soldered to the board for proper electrical and thermal performance.

USD $7,75 Auf Lager
SI5345A-D04594-GM - 10-Output Jitter Attenuator | Skyworks
SI5345A-D04594-GM

SI5345A-D04594-GM - 10-Output Jitter Attenuator | Skyworks

The Skyworks (formerly Silicon Labs) SI5345A-D04594-GM is a 10-channel, any-frequency, any-output jitter attenuator and clock multiplier serving as a high-performance timing reference for communications infrastructure, broadcast video, and professional audio systems. The device integrates a MultiSynth fractional-N divider array that independently synthesizes up to 10 differential or single-ended clocks from a single reference input, with maximum output frequency of 1.028 GHz and sub-200 femtosecond typical RMS jitter. The custom configuration code (-D04594-) defines a factory- or user-programmed frequency plan optimized for the target application. A clock synthesizer / jitter attenuator is a timing integrated circuit that takes a single reference input (crystal, oscillator, or recovered clock) and produces multiple low-jitter output frequencies. These devices sit in the timing-tree hierarchy: clock IC -> clock generator -> frequency synthesizer -> PLL (phase-locked loop). They are commonly used in place of multiple crystal oscillators and PLLs to reduce board area, BOM cost, and EMI leakage. Key features of this Si5345 variant include 10 independently configurable outputs, per-output frequency synthesis up to 1.028 GHz, programmable output formats (LVDS, LVPECL, HCSL, CMOS, CML), digital jitter attenuation bandwidth programming via ClockBuilder Pro, and independent output enable / frequency scaling registers. The 64-pin QFN exposed-pad package provides a low thermal resistance path to the PCB ground plane. Internally the Si5345 uses two-stage MultiSynth architecture: a low-jitter integer-N PLL locks to the reference, then each output passes through a fractional-N divider that synthesizes arbitrary rational frequency ratios. Loop bandwidth is digitally programmable (typical 0.1 Hz to 1 kHz) for optimized jitter transfer in PLL cleanup, SONET/SDH, or OTN applications. Typical applications include wireless base-station timing, OTU/SONET line cards, broadcast SDI/HD-SDI reference clocks, FPGA / ASIC SerDes reference inputs, and high-end professional audio clocks. The 1.7 V to 3.47 V core supply and 1.8 V / 3.3 V IO supplies allow direct interface to most modern FPGAs, SoCs, and ASICs without level translation. When designing with this part, configure the device once using ClockBuilder Pro, then export the resulting register file and NVM image for production programming. Maintain a clean PCB ground return under the exposed pad and follow the Skyworks Si5345 Reference Manual layout recommendations.

USD $25,90 Auf Lager
SI5345A-D04594-GMR - 10-Output Jitter Attenuator | Skyworks
SI5345A-D04594-GMR

SI5345A-D04594-GMR - 10-Output Jitter Attenuator | Skyworks

The Skyworks Solutions (formerly Silicon Labs) SI5345A-D04594-GMR is a factory-programmed 10-output, any-frequency (< 1028 MHz) jitter attenuator clock IC housed in a 64-pin QFN-EP (9x9 mm) package with exposed thermal pad. The Si5345 family uses a fourth-generation MultiSynth divider technology and a low-jitter VCO to deliver industry-leading phase noise and sub-200 fs RMS jitter while supporting frequencies up to 1028 MHz on each of its ten differential or single-ended outputs. A clock synthesizer (sometimes called a clock generator or frequency synthesizer) is an IC that derives one or more precise output frequencies from a single reference source. Within the broader hierarchy, the SI5345A belongs to the clock timing IC family, which sits under integrated circuits and plays a critical role in synchronous digital systems: SOC > integrated circuit > clock & timing IC > clock generator > frequency synthesizer > jitter attenuator. Jitter attenuators add a low-bandwidth PLL on top of a synthesizer to filter reference-clock noise before redistribution to downstream PHYs, ADCs, DACs, and FPGAs. Key features of this variant include ten independently configurable output formats (LVDS, LVPECL, HCSL, CML, CMOS, HSTL, SSTL), an I2C control interface, 1.71 V to 1.89 V core supply range, and a -40 C to +85 C industrial operating range. The -D04594-GM code denotes a custom factory-programmed frequency plan generated by Skyworks ClockBuilder Pro, which removes the burden of in-system NVM programming. Architecturally, the Si5345A uses a fractional-N MultiSynth divider per output, allowing non-integer frequency translations without compromising phase noise. The internal low-jitter VCO and digitally programmable loop bandwidth enable optimization for each application's jitter transfer characteristics. This makes the SI5345A well suited to reference clock generation for 100G/400G Ethernet PHYs, OTN/SONET/SDH line cards, FPGA transceiver reference chains, wireless base-station timing, and high-end broadcast video. Typical applications include 100G/400G Ethernet switches, OTN/SONET/SDH line cards, FPGA/ASIC reference clock trees, wireless base-station timing boards, and broadcast video routers. The wide output format support and low jitter make it a flexible single-chip timing solution for mixed-signal boards that would otherwise require multiple oscillators or clock generators. When designing with the SI5345A, place the 0.1 uF + 10 uF decoupling network as close as possible to each supply pin and expose the e-pad with at least 25 thermal vias to an internal ground pour. Use the ClockBuilder Pro configuration file attached to your -D04594 order code to load the pre-configured frequency plan into the IC; do not re-program the NVM unless intentionally overriding the factory image. This page synthesizes verified distributor pricing, drop-in compatible alternatives, and practical PCB layout notes that are not aggregated on the manufacturer datasheet alone.

USD $18,10 Auf Lager
SI5345A-D06546-GM - 10-Output Any-Freq Jitter Attenuator | Silicon Labs
SI5345A-D06546-GM

SI5345A-D06546-GM - 10-Output Any-Freq Jitter Attenuator | Silicon Labs

The Silicon Labs (Skyworks) SI5345A-D06546-GM is a low-jitter, 10-output, any-frequency (<1028 MHz) clock multiplier and jitter attenuator housed in a 64-pin QFN (10x10 mm) package with exposed pad. This device delivers any combination of output frequencies up to 1.028 GHz on each of its 10 differential or single-ended outputs, all synthesized from a single reference input. What is a clock multiplier/jitter attenuator? A clock multiplier is a timing-IC block that synthesizes one or more higher-frequency output clocks from a lower-frequency reference. A jitter attenuator is a PLL (phase-locked loop) that uses a narrow loop bandwidth to filter reference-clock phase noise before re-synthesizing a clean output. Together, these functions provide a low-noise, deterministic timing source for systems where the upstream reference is noisy (recovered clocks, CPLD/FPGA SERDES, PHY clocks). The SI5345A belongs to the clock generator family hierarchy: clock IC -> clock generator/jitter cleaner -> PLL-based clock multiplier -> timing IC -> analog mixed-signal IC -> semiconductor IC. Key features include a digitally programmable jitter-attenuation bandwidth for application-level optimization, sub-200 fs typical RMS jitter (12 kHz-20 MHz), integrated fractional-N PLLs with multi-mode DSPLL architecture, and I2C/SPI host control via ClockBuilder Pro software. Outputs support LVPECL, LVDS, HCSL, CML, CMOS, and SSTL signaling, eliminating the need for discrete level translators when interfacing with FPGAs, ASICs, and PHYs. Architecturally, the SI5345A uses Silicon Labs' MultiSynth technology that pairs one high-frequency DSPLL with multiple fractional dividers, allowing any output to take any frequency from 1 Hz to 1.028 MHz independently. The on-chip voltage regulators accept a single 1.8V/3.3V supply rail and generate all internal voltages, simplifying PCB power design. Typical applications include carrier-grade networking (SyncE, IEEE 1588), data-center switches/routers, OTN/optical line cards, broadcast video reference timing, GPON/PON OLT, broadband DSLAM, and 100G/200G/400G Ethernet PHY clocking. The 10 independent outputs let one device replace multiple crystals and PLLs in a typical timing tree. Design tip: route the reference input (XA/XB) and the high-frequency serial host signals (I2C/SPI/GPIO) with controlled-impedance traces and shielded ground pours to preserve the low-jitter performance; place the on-chip regulator bypass capacitors within 50 mils of the supply pins. Wideband scope probes on jitter-cleaned outputs verify compliance with the relevant jitter mask (e.g., G.8262, PCIE Gen4). This page synthesizes distributor pricing, drop-in Si5345/Si5344/Si5342 family alternatives, and practical design notes not found in any single manufacturer datasheet or distributor listing. PARAGRAPH_PLACEHOLDER_TEMP_DELETE

USD $14,20 Auf Lager
SI5345A-D10713-GM - 10-Output Jitter Attenuator | Skyworks
SI5345A-D10713-GM

SI5345A-D10713-GM - 10-Output Jitter Attenuator | Skyworks

The Skyworks SI5345A-D10713-GM is a low-jitter, 10-output, any-frequency (< 1028 MHz) any-output jitter attenuator clock multiplier housed in a 64-pin VFQFN exposed-pad package. It is a factory-customized variant of the Si5345A platform, where the '-D10713-GM' suffix designates a specific pre-programmed register setting configured through ClockBuilder Pro for the customer's target frequency plan. The device integrates a fourth-generation DSPLL with MultiSynth technology to deliver sub-100 fs typical RMS jitter (12 kHz-20 MHz) and four independent DSPLL lanes that can each synthesize non-integer-related fractional output frequencies. An any-frequency jitter attenuator belongs to the clock-tree-on-a-chip product family - a class of timing IC that consolidates multiple frequency synthesis, jitter cleaning, and level translation functions into a single silicon device. Within the broader taxonomy, it sits as clock synthesizer / jitter cleaner > clock generator > timing IC > semiconductor. These parts are the modern successors to legacy XO + PLL designs and are critical wherever a system clock must be regenerated with extremely low phase noise for high-speed serial links, RF data converters, and FPGA/ASIC reference inputs. Key features include 10 differential or single-ended clock outputs, per-output frequency synthesizers from 1 Hz up to 1028 MHz, an on-chip EEPROM for storing the factory frequency plan, an I2C/SPI control interface, and a digitally programmable jitter-attenuation bandwidth. The Si5345A serves four independent DSPLL lanes from up to two input references, enabling hitless reference switching and holdover when the primary reference is lost. The 64-VFQFN exposed pad (Ravenna-grade thermal pad) supports reflow soldering to a 9 mm x 9 mm PCB land pattern with a thermal resistance consistent with industrial 85 C operation. Architecturally, the device combines a low-noise fractional-N PLL core, MultiSynth fractional output dividers, and per-output driver strength/slew programming. Skyworks' DSPLL technology allows the loop bandwidth to be tuned from 0.1 Hz to 4 kHz depending on the application's tolerance for input jitter versus wander, letting the designer trade off between tracking and cleaning. This level of programmability - combined with the factory customization suffix - means each '-Dxxxxx-GM' part number represents a complete clock-tree solution that drops into the same PCB footprint as a generic Si5345A blank. Typical applications include 100G/400G Ethernet line-card reference clocks, OTU/SONET/SDH equipment timing, OTN and PTP grandmaster clocks, broadband wireless infrastructure such as 5G base stations, broadcast video and professional audio systems, and FPGA/ASIC SerDes reference generation. The wide output frequency range up to 1028 MHz covers virtually every common data converter, processor, and transceiver reference in a system. When laying out the SI5345A-D10713-GM, use a 4-layer PCB with a continuous ground island under the exposed pad; an unbroken thermal pad with multiple stitched vias is required for specified 1 ps period jitter. Decouple each VDD pin with a 0.1 uF X7R placed within 2 mm of the pin, and route each output trace as a 50 ohm (single-ended) or 100 ohm differential transmission line with no stubs. Always configure the device with the ClockBuilder Pro project file matching the ordered part suffix - using a generic Si5345A blank configuration will produce incorrect output frequencies.

USD $19,95 Auf Lager
SI5345B-B-GM 350 MHz Clock Synthesizer | Skyworks Solutions
SI5345B-B-GM

SI5345B-B-GM 350 MHz Clock Synthesizer | Skyworks Solutions

Skyworks Solutions SI5345B-B-GM is a programmable clock synthesizer and jitter attenuator with ten outputs, operation up to 350 MHz, and a 64-pin VFQFN exposed-pad package. It accepts input frequencies from 8 MHz to 750 MHz according to the retrieved distributor data. The device is designed for systems requiring any-frequency clock generation, low-jitter outputs, and configurable jitter attenuation. A clock synthesizer is a timing integrated circuit that derives one or more deterministic clock outputs from a reference or input oscillator. Clock synthesizers, phase-locked loops, and jitter attenuators belong to the clock-and-timing IC hierarchy used to synchronize processors, converters, serializers, and communications equipment. The SI5345B family combines clock generation and jitter attenuation in one configurable device. Key verified features include ten outputs, a maximum output frequency of 350 MHz, digitally programmable jitter-attenuation bandwidth, and any-frequency operation. Configuration is handled with ClockBuilder Pro, allowing a board-specific clock tree to be prepared before deployment. Programmable non-volatile memory allows the device to restart with a known configuration, reducing reliance on an external controller after power-up. The SI5345B architecture uses fourth-generation DSPLL and MultiSynth technologies identified in the manufacturer datasheet. These technologies support jitter attenuation and flexible frequency generation. The distinction between SI5345A, SI5345B, SI5345C, and SI5345D variants must be checked against the manufacturer configuration and ordering information before substitution because exact programming and feature compatibility are not established by the supplied search results. Typical uses include high-speed communications, optical-networking equipment, servers, storage systems, test and measurement instruments, and FPGA or processor clock trees. In each case, low-jitter reference-derived outputs can reduce timing uncertainty, while ten outputs can consolidate multiple clock requirements into one timing device. Placement and power implementation remain important because the exposed pad must dissipate heat and all supply pins require appropriate decoupling. Use the manufacturer ClockBuilder Pro configuration workflow and verify input, output, reference, pin, and NVM settings before release to production. Board design should reserve the exposed-pad land pattern, provide continuous low-impedance ground and supply connections, and avoid long uncontrolled clock traces. This page combines verified distributor availability, manufacturer family information, cross-reference findings, and design guidance while explicitly identifying parameters that require confirmation from the manufacturer datasheet.

Angebot Auf Lager
SI5345B-D-GM - 10-Output Jitter Attenuator | Skyworks
SI5345B-D-GM

SI5345B-D-GM - 10-Output Jitter Attenuator | Skyworks

The Skyworks Solutions (formerly Silicon Labs) SI5345B-D-GM is a 10-channel, any-frequency, any-output jitter attenuator and clock multiplier housed in a 64-pin QFN exposed-pad package. It integrates fourth-generation DSPLL and MultiSynth technologies to synthesize up to ten independent output frequencies from a single reference, with output rates up to 350 MHz and 0.09 ps RMS phase jitter typical performance. The device operates from a 1.8 V / 3.3 V supply and is configurable via I2C/SPI with on-chip non-volatile memory. A jitter attenuator is a clock-tree building block that takes a potentially noisy reference signal and produces an ultra-clean clock that meets strict phase-noise and jitter budgets. Within the broader timing hierarchy it sits above simple crystal oscillators (XO) and below fully integrated timing cards; the SI5345B family specifically targets applications where any-frequency flexibility and sub-100-fs-class jitter are required simultaneously, such as 10G/25G/100G Ethernet PHYs, OTN framer/mapper ASICs, and synchronous-Ethernet line cards. Key features include any-output frequency from 0.001 MHz to 350 MHz, programmable output formats (LVCMOS, LVDS, LVPECL, HCSL, CML), digitally programmable jitter-attenuation bandwidth, and a fractional-feedback architecture that delivers true any-frequency synthesis without requiring external VCXO components. Each of the ten outputs can be set to different logic levels, divider ratios, and enable states through the serial interface, replacing multiple single-purpose oscillators and buffers on dense telecom boards. The architecture combines a fourth-generation DSPLL core with ten independent MultiSynth fractional dividers, allowing each output to be tuned to non-integer ratios from a common reference without compromising phase noise. Internal loop-filter components, EEPROM-backed default configuration, and per-output skew adjustment further simplify board design while keeping the BOM small. Typical applications include IEEE 1588 packet-clock synchronization, OTU2/OTU4 framer line cards, 100G optical module reference clocks, broadcast video reference generation, and FPGA transceiver reference clocking. The Skyworks ClockBuilder Pro software lets designers generate a register map for any combination of input/output frequencies and load it into the on-chip NVM so the device powers up configured. When laying out the Si5345B, treat the exposed pad as the primary thermal and grounds return path, place both 1.8 V and 3.3 V decoupling within 2 mm of their respective pins, and keep output traces at matched lengths (within 25 mil) for LVDS/LVPECL pairs to preserve jitter performance at high toggle rates. This page synthesizes distributor pricing, drop-in same-package alternatives, and practical design notes not found in the manufacturer datasheet alone.

USD $8,55 Auf Lager
SI5351A-B-GTR - 200MHz I2C CMOS Clock Generator, 2-Output, MSOP-10 | Skyworks
SI5351A-B-GTR

SI5351A-B-GTR - 200MHz I2C CMOS Clock Generator, 2-Output, MSOP-10 | Skyworks

The Skyworks (formerly Silicon Labs) SI5351A-B-GTR is an I2C-programmable any-frequency CMOS clock generator that synthesizes up to two independent non-integer-related frequencies from 8 kHz to 160 MHz, with a maximum output frequency of 200 MHz on each of its two LVCMOS outputs, housed in a 10-pin MSOP package. The device integrates two MultiSynth fractional dividers driven by a high-frequency PLL and accepts a standard 25 MHz or 27 MHz crystal reference, enabling flexible frequency planning without external VCXO components. A clock generator is a semiconductor IC that produces one or more precise timing signals used to synchronize logic in digital systems. The SI5351A-B-GTR belongs to the broader category of timing ICs, which sits between frequency synthesizers (PLL/VCO blocks) and standard fixed-frequency oscillators. Within the timing hierarchy, it is classified as a programmable CMOS clock generator, offering finer frequency resolution than a fixed-frequency XO and lower cost and complexity than a full VCXO/PLL solution. Engineers reach for the Si5351 family when fixed oscillators cannot deliver the exact multiple frequencies a system requires, especially in mixed-signal designs, SDR front-ends, and embedded video/multi-rate audio applications. Key features include independent per-output MultiSynth fractional-N dividers, user-configurable drive strength (2 mA, 4 mA, 6 mA, 8 mA), a spread-spectrum option for EMI reduction, and ultra-low jitter measured at 70 ps pk-pk typical. The two LVCMOS outputs support independently selectable output enable and phase-offset adjustment, allowing fine skew control between clock domains. The device operates from a single 2.5 V or 3.3 V supply with low quiescent current draw and integrates an I2C interface (up to 400 kHz) for in-system register configuration. The architecture is built around two PLLs and per-output MultiSynth fractional dividers that decouple output frequencies from integer-multiple relationships, enabling any-rate-any-output synthesis. The internal VCO is calibrated automatically, eliminating manual loop-filter components and supporting the wide 8 kHz to 200 MHz output range from a single silicon revision. Typical applications include amateur-radio SDR QRP transceivers, FPGA reference clocks, multi-rate audio interface clocks (e.g., 44.1/48/96 kHz families), microcontroller clock-tree generation, and HDMI/USB peripheral timing. When designing with this device, ensure the reference crystal load capacitance matches the onboard load capacitors, and follow the ClockBuilder Pro configuration utility to generate the I2C register map for non-standard frequency plans.

USD $0,95 Auf Lager
SI5391A-A-GM - 12-Output Ultra-Low-Jitter Clock Generator | Skyworks
SI5391A-A-GM

SI5391A-A-GM - 12-Output Ultra-Low-Jitter Clock Generator | Skyworks

The Skyworks Solutions SI5391A-A-GM is a 12-output, any-frequency, any-output ultra-low-jitter clock generator housed in a 64-pin VFQFN exposed-pad package. It supports a maximum output frequency of 1028 MHz, achieves phase jitter as low as 0.075 ps RMS, and operates from a single 1.8 V core supply with 3.3 V tolerant I/O. The device combines MultiSynth fractional and integer synthesis blocks to deliver four reference inputs, an on-chip VCO, and in-system programmable non-volatile memory for power-up deterministic configuration. A clock generator is a timing IC that derives one or more synchronized output frequencies from a single reference and distributes them as low-jitter CMOS, HCSL, LVDS, or LVPECL clocks to system sub-blocks. Clock generators sit in the broader timing hierarchy: oscillator -> PLL -> clock synthesizer -> clock generator -> clock buffer/jitter cleaner. The SI5391A-A-GM occupies the high-performance end of the clock-generator taxonomy, merging low-jitter PLL jitter-cleaning with MultiSynth fractional synthesis - it functions simultaneously as a synthesizer and a jitter-cleaner. Key specifications include 95 fs RMS typical phase jitter (12 kHz-20 MHz), 1.5 ps peak-to-peak period jitter, four differential reference inputs (XTAL, CMOS, LVDS, HCSL, LVPECL), twelve configurable output drivers, integrated LDO regulators, and I2C/SPI host control. Loss-of-lock and loss-of-reference detection support broadcast video, OTN, and SONET/SDH holdover transitions. The architecture pairs a high-Q analog MultiSynth VCO with four fractional-output MultiSynth blocks, allowing independent, non-coupled output frequencies up to 1028 MHz. Each output driver independently supports CMOS, HCSL, LVDS, and LVPECL standards through register configuration, eliminating external level-translation components. Typical applications include 100G/400G optical-module line-card clock trees, broadcast video reference clock fan-out, wireless baseband timing, OTN/SONET/SDH line cards, FPGA and ASIC reference-clock distribution in test & measurement ATE, and server/storage PCIe Gen 5 reference-clock generation. When designing with the SI5391A-A-GM, use Skyworks ClockBuilder Pro to generate the personalized configuration script because each shipping variant is factory pre-programmed with a unique NVM image. Plan PCB layout to keep the 64-VFQFN exposed pad soldered to a continuous low-thermal-resistance ground plane. This page synthesizes authoritative datasheet specs, current distributor pricing as of 2026-10-10, drop-in same-package alternatives, and AEO-oriented engineering content not found in the Si5391 datasheet alone.

USD $31,05 Auf Lager
SI5391P-A-GM - Ultra-Low Jitter 12-Output Clock Generator
SI5391P-A-GM

SI5391P-A-GM - Ultra-Low Jitter 12-Output Clock Generator

The Skyworks Solutions (formerly Silicon Labs) SI5391P-A-GM is a precision-calibration ultra-low-jitter clock generator IC delivering 12 outputs from a single 64-pin VQFN exposed-pad package. According to the manufacturer's datasheet, it supports a maximum output frequency of 312.5 MHz and provides RMS phase jitter of 69 fs (typical) at 156.25 MHz and 312.5 MHz carrier frequencies, calibrated for data-converter, networking, and wireless infrastructure applications. A clock generator is a frequency-synthesis component that produces one or more precisely controlled timing references from a single input reference. Clock generators occupy the timing hierarchy above quartz crystals (which provide only a single fixed frequency) and below PLLs that lock to external references. The SI5391P belongs to the broader family of programmable clock generators that internalize MultiSynth fractional-divider technology to generate "any-frequency, any-output" combinations, eliminating discrete oscillator inventory in complex multi-rail designs. Key features of the SI5391P-A-GM include a 48 MHz crystal reference input, support for three independent clock domains, I2C/SPI serial configuration with non-volatile memory for default configuration restore, and precision calibration that linearizes the internal MultiSynth to achieve 95 fs maximum phase jitter across the supported frequency plan. Each output can be independently set to LVPECL, LVDS, HCSL, CMOS, or SSTL levels through software, allowing one part to replace multiple discrete XOs in PCB layout. Architecturally, the device combines a low-noise PLL, four MultiSynth fractional dividers, and per-output level translators. The MultiSynth architecture achieves 0 ppm frequency synthesis error while maintaining sub-100 fs RMS jitter, which directly translates to bit-error-rate improvements in 100G/400G optical transceivers and to ENOB headroom in high-speed ADCs. The 1 GHz internal VCO is divided down through MultiSynth blocks rather than traditional sigma-delta modulators, avoiding spurs in sensitive spectrum windows. Typical applications include 100G/400G Ethernet PHY line cards, OTU4 long-haul optical module reference clocks, FPGA and ASIC fabric clocks, JESD204B/C SerDes reference generation for high-speed data converters, wireless base-station timing distribution, and broadcast video reference generation. Its low intrinsic jitter makes it suitable as a master clock for RF DACs and ADCs where aperture jitter limits signal-to-noise ratio at IF frequencies above 1 GHz. When designing with the SI5391P, ensure the AC-coupling capacitor network on each differential output matches the 100-ohm termination scheme and that the PCB layout keeps the 48 MHz crystal traces short and symmetric. Decoupling the AVDD pins with both bulk and high-frequency ceramic capacitors within 2 mm of the exposed pad is critical to achieving datasheet jitter specifications.

USD $12,75 Auf Lager
SI5394A-A-GM - 4-Output Jitter Attenuator, 69fs | Skyworks
SI5394A-A-GM

SI5394A-A-GM - 4-Output Jitter Attenuator, 69fs | Skyworks

The Skyworks (formerly Silicon Labs) SI5394A-A-GM is a 4-output ultra-high-performance jitter attenuator that combines fourth-generation DSPLL and MultiSynth technologies to deliver 69 fs of phase jitter, supporting any-frequency clock generation and reference-clean clocking for next-generation serial-data systems. Housed in a 44-pin VFQFN Exposed Pad package, the device provides up to 12.8 GHz maximum output frequency per the DigiKey listing and includes 1 PLL with internal reference support. A jitter attenuator is a clock-tree building block placed between a noisy reference oscillator (or recovered clock) and a downstream high-speed transceiver, ADC, or serializer/deserializer (SerDes). The Si5394 integrates a digital PLL (DSPLL) with a MultiSynth fractional output divider tree, allowing it to generate non-integer-related output frequencies from almost any input reference while aggressively attenuating jitter across a wide loop bandwidth. As a member of the clock & timing hierarchy, it sits above simple crystal oscillators and below the system-level timebase, providing a programmable timing layer. The headline performance numbers are 69 fs RMS phase jitter (12 kHz-20 MHz integration band), 12.8 GHz maximum output frequency, and 12-channel/4-output flexibility. The device also supports free-run, synchronous, and holdover operating modes plus enhanced hitless switching between input references, minimizing phase transients during reference changes. Programming is done through a serial interface with in-circuit programmable non-volatile memory (NVM) so the device always powers up with a known frequency plan. The Si5394A-A-GM is targeted at 56G PAM4 SerDes, OTN/optical transport, high-speed data-conversion reference clocks, broadcast video, and military/aerospace timing systems. The combination of sub-100 fs jitter and high output frequency makes it one of the highest-performance integrated jitter cleaners on the market. When designing with this part, engineers should follow the ClockBuilder Pro configuration tool from Skyworks/Silicon Labs and respect the PCB layout note that all supply pins require local decoupling, while the exposed pad must be soldered to a continuous ground plane for thermal and electrical integrity. This page synthesizes distributor pricing, same-package cross-references, and practical design notes not found in the manufacturer datasheet.

USD $33,49 Auf Lager
SI8244BB-C-IS1 - 2-Channel Isolated Class-D Driver
SI8244BB-C-IS1

SI8244BB-C-IS1 - 2-Channel Isolated Class-D Driver

The Silicon Labs SI8244BB-C-IS1 is a two-channel isolated Class-D audio driver with a precision dead-time generator, a 16-SOIC package, and an operating supply range of 4.5 V to 5.5 V. It is designed for isolated high-side and low-side gate-drive arrangements in high-power audio systems, including power stages above 30 W according to the manufacturer family description. An isolated gate driver is an interface and power-management semiconductor that transfers switching-control signals across a galvanic-isolation barrier while driving external MOSFET gates. The SI8244BB family combines two isolated drivers in one package, enabling compact isolated audio power stages, reduced ground-loop risk, and separation between control and power domains. Its high-side and low-side organization suits full-bridge Class-D topologies. The key verified feature set includes PWM input, a high-precision linear programmable dead-time generator, 1 µs dead-time capability, high latchup immunity greater than 100 V/ns, and up to 1500 Vrms output-to-output isolation. The verified operating-temperature range is -40 °C to 125 °C. The device is supplied in a 16-SOIC package, also identified as MS-012AC in distributor documentation. The precision dead-time function helps the designer balance low total harmonic distortion against switching efficiency by controlling the non-overlap interval between MOSFET gate commands. Exact propagation-delay, output-current, supply-current, and channel-polarity values were not supplied in the verified source set, so these parameters are not inferred here. The -IS1R variant is documented as RoHS compliant, but separate C-IS1 environmental declarations were not provided. Typical uses include isolated Class-D audio amplifiers, full-bridge speaker power stages, isolated digital-to-analog audio systems, and industrial audio equipment where control-side and power-side grounds must remain separated. The Si824x family datasheet specifically targets high-power audio applications above 30 W. The driver should be paired with appropriately rated external MOSFETs, gate resistors, isolation components, and a thermal plan based on the final power-stage dissipation. For PCB implementation, preserve the isolation creepage and clearance required by the final working voltages and certification target. Keep high-current gate-drive loops compact, connect each driver output to its corresponding MOSFET gate through the recommended resistor network, and provide local bypassing at the device supply pins. Do not infer a direct replacement from package similarity alone; verify dead-time, propagation delay, UVLO, channel polarity, isolation rating, and output-drive current against the original design. This page combines the verified manufacturer family datasheet, distributor package data, and cross-reference evidence for the SI8244BB-C-IS1. It separates documented facts from unresolved procurement and electrical details, providing a practical basis for Class-D gate-drive design, sourcing review, and footprint-compatible replacement investigation.

Angebot Auf Lager
SI8244CB-D-IS1 - 2-Channel 4A Audio Driver | Skyworks
SI8244CB-D-IS1

SI8244CB-D-IS1 - 2-Channel 4A Audio Driver | Skyworks

The Skyworks Solutions SI8244CB-D-IS1 is a dual-channel isolated audio gate driver for Class D amplification, with a 4 A peak output current and a 16-pin SOIC package. According to the available manufacturer and distributor data, it is intended for high-power audio systems above 30 W and supports a maximum supply voltage of 24 V. What is an isolated audio gate driver? An isolated audio gate driver is a specialized interface and power-management IC that transfers gate-control signals while providing galvanic isolation between control circuitry and a power stage. It belongs to the gate-driver family within the broader Class D audio-driver hierarchy, combining signal conditioning, level translation, isolation, and high-current output drive in one package. The SI824x family is designed to support high-fidelity Class D amplification, with the SI8244 variant providing 4.0 A peak output current for driving external MOSFET gate networks. The available data identifies a 2-channel configuration, 2.5 kV isolation capability, and operation with a maximum 24 V supply. The Skyworks product page specifically highlights precise dead-time adjustment as a way to balance total harmonic distortion and system efficiency. Typical applications include high-power stereo audio amplifiers, subwoofer amplifiers, professional audio equipment, home-theater systems, and other isolated gate-drive circuits. Isolation can help reduce ground-reference problems when the audio power stage and control electronics operate at different potentials. The two-channel structure also allows one driver IC to support complementary or multi-channel Class D output stages. Designers should verify the exact input logic levels, propagation delay, quiescent current, enable behavior, isolation ratings, and external MOSFET requirements against the manufacturer datasheet before production. Gate traces must be short and properly terminated, and the power-stage layout must minimize loop area to preserve switching performance and reliability.

Angebot Auf Lager
SI8380P-IU - 8-Ch 24V Digital Isolator 2.5kV | Skyworks
SI8380P-IU

SI8380P-IU - 8-Ch 24V Digital Isolator 2.5kV | Skyworks

The Skyworks Solutions (formerly Silicon Labs) SI8380P-IU is an 8-channel 24 V digital field-input isolator with integrated 2.5 kVRMS safety-rated isolation, housed in a 20-pin SSOP (QSOP) package. It delivers bipolar digital interface support for both sinking and sourcing 24 V inputs at data rates up to 2 Mbps with 250 kbps typical guaranteed throughput and 200 kV/µs common-mode transient immunity (CMTI). The device targets IEC 61131-2 switch types 1, 2, and 3 in PLC and industrial I/O modules. A digital isolator is an integrated circuit that transfers logic signals between two galvanically isolated domains using capacitive, inductive, or optical coupling while blocking DC and low-frequency voltages up to the rated isolation voltage. Isolators sit between the field side (24 V sensors, switches, actuators) and the logic side (microcontroller, SoC) to protect downstream circuitry from transients, ground loops, and fault voltages on the field wiring. Within the broader IC taxonomy, digital isolators belong to interface ICs, which in turn sit under signal conditioning and inter-domain connectivity. Key features of the SI8380P-IU include eight channels in a single package, low 1 mA typical input current per channel, integrated safety-rated isolation eliminating the need for external optocouplers, CMOS-based LED emulator technology enabling bipolar (sinking or sourcing) capability, and no isolated-side VDD required because power is harvested from the input current. The device provides logic-level outputs on the controller side that interface directly with 2.25 V to 5.5 V MCU I/O rails. Architecturally, the SI8380P-IU combines an input-side current-limiting front end, a CMOS-LED emulator that generates an optically-equivalent modulation signal, an integrated isolation barrier using Silicon Labs' proprietary capacitive or transformer coupling, and an output-side demodulator. This topology replaces legacy optocoupler-based designs that required external current-limit resistors, discrete photodiodes, and bulky isolation components, while improving speed, CMTI, and aging behavior. Typical applications include 24 V PLC digital input modules, industrial sensor interfaces (proximity sensors, limit switches, push-buttons), motor-drive digital I/O isolation, building automation input cards, and any system requiring IEC 61131-2 type 1/2/3 input compliance. The wide input voltage range and bipolar capability allow the same part to handle both sourcing (PNP-style) and sinking (NPN-style) field wiring without redesign. When designing with this part, verify that the field-side input current meets the 1 mA typical requirement through proper resistor selection at the input pin. The QSOP-20 footprint is pin-compatible with other Si838x family variants, allowing easy migration to higher channel count or different polarity configurations. Always observe creepage and clearance requirements for the 2.5 kVRMS isolation rating per IEC 60747-17 in the PCB layout. This page synthesizes distributor pricing, drop-in Si838x family alternatives, IEC 61131-2 application context, and PCB layout guidance not consolidated on any single manufacturer or distributor page.

USD $8,85 Auf Lager
SI8420AD-D-IS - 2-Ch 5kV Digital Isolator, 1Mbps | Skyworks/Silicon Labs
SI8420AD-D-IS

SI8420AD-D-IS - 2-Ch 5kV Digital Isolator, 1Mbps | Skyworks/Silicon Labs

The Skyworks Solutions (formerly Silicon Labs) SI8420AD-D-IS is a general-purpose dual-channel digital isolator rated at 5000 Vrms with a 1 Mbps data rate and 20 kV/us common-mode transient immunity (CMTI), housed in a 16-pin wide-body SOIC (0.295 inch / 7.50 mm width) package. A digital isolator is a semiconductor component which transfers digital signals between two galvanically isolated domains using an on-chip RF carrier or transformer coupling, replacing bulky optocouplers. The SI8420AD-D-IS belongs to the Si84xx family of CMOS digital isolators and sits within the broader isolation IC hierarchy: digital isolator -> signal isolator -> interface IC -> integrated circuit. The wide-body SOIC-16 package provides the 8 mm creepage/clearance required by reinforced insulation standards (UL 1577, IEC 60747-17, CSA 5A) for end-system voltages up to 600 Vrms or 848 Vpk. Key features include 5000 Vrms isolation withstand voltage per UL 1577 for 1 minute, 2 unidirectional channels (1 forward + 1 reverse), 25 kV/us minimum CMTI to suppress fast transients from IGBT/MOSFET switching, 2.7 V to 5.5 V supply range on both sides, and an operating temperature range of -40 C to +125 C. The device draws a low quiescent current on each side and integrates Schmitt-trigger inputs with default high output state (B-side) or default low (A-side) for fail-safe behavior. The Si84xx family uses Skyworks' proprietary RF-coupled isolation architecture with an on-chip CMOS oscillator and differential transformer coupling. This topology delivers higher data-rate, lower power, and tighter channel-to-channel matching than LED-based optocouplers, while eliminating the LED aging and CTR degradation concerns that limit optocoupler lifetime in industrial designs. Typical applications include isolated gate drivers for IGBT/MOSFET half-bridges in motor drives, isolated UART/SPI interfaces in PLCs, isolated analog front ends in medical equipment, and isolated communication links in industrial 24 V systems. The 1 Mbps rate is well matched to I2C, SPI, GPIO and asynchronous serial protocols. When laying out, place decoupling capacitors (typically 0.1 uF) close to each VDD pin, avoid routing high-CMTI traces near the isolation barrier, and respect the 8 mm creepage/clearance requirement across the SOIC-16 wide-body body for reinforced isolation. Designers migrating from optocouplers should verify that the Si84xx default output state matches the application fail-safe condition. This page synthesizes distributor pricing, drop-in Si84xx family alternatives, parametric comparisons and practical layout guidance not found on a single distributor listing.

USD $1,12 Auf Lager
SI8421AD-D-IS - 5kV 2-Channel Digital Isolator 1Mbps | Silicon Labs
SI8421AD-D-IS

SI8421AD-D-IS - 5kV 2-Channel Digital Isolator 1Mbps | Silicon Labs

The Silicon Labs SI8421AD-D-IS is a 2-channel general-purpose digital isolator rated at 5000 Vrms withstanding isolation and 20 kV/us minimum common-mode transient immunity (CMTI), housed in a 16-pin wide-body SOIC package (7.5 mm creepage). Each of the two unidirectional isolation channels supports a maximum data rate of 1 Mbps with worst-case propagation delay under 35 ns, and the 'D' option code specifies a default-low fail-safe output state during input power loss. The device operates from a 2.7 V to 5.5 V supply on either side, with independent channel-to-channel ground returns that allow flexible bidirectional signaling across an isolation barrier. A digital isolator is a semiconductor device that transfers logic-level signals across an isolation barrier using on-chip RF-coupled or capacitive-coupled isolation channels instead of optocouplers or transformers. Digital isolators belong to the isolation IC hierarchy: isolator -> interface IC -> signal chain IC -> semiconductor. Compared to legacy optocouplers, CMOS digital isolators offer 10x higher reliability, lower propagation delay, lower power consumption, smaller footprint, and stable parametric performance over temperature and aging. Key features of the SI8421AD-D-IS include Schmitt-trigger inputs for noisy industrial environments, 5 kVrms safety isolation certified by UL, CSA, and VDE, and reinforced insulation rating when used in wide-body SOIC. The device consumes approximately 1.8 mA per channel at 1 Mbps, supports 2.7 V to 5.5 V supply on both VDD1 and VDD2 rails, and operates across the -40 C to +125 C industrial temperature range. The wide-body SOIC-16 package provides 7.5 mm of creepage distance per IEC 60601 / IEC 60747-17 requirements for reinforced insulation. The Si8421 family uses Silicon Labs' proprietary RF-coupled isolation technology, embedding an RF carrier across two capacitive isolation capacitors on each die. This architecture eliminates the LED aging and current-transfer-ratio degradation inherent to optocouplers and achieves typical CMTI performance an order of magnitude above opto-based solutions. The wide-body SOIC package provides the reinforced creepage distance required for 5 kV reinforced insulation in industrial, renewable-energy, and medical systems. Typical applications include isolated SPI/UART interfaces in motor drives, isolated gate-drive signal paths in industrial inverters, isolated data acquisition front-ends, isolated power-supply feedback, and isolated serial communication between MCU and high-voltage subsystems. The 5 kV rating suits 480 Vac industrial bus systems and 600 V solar inverter signal chains where reinforced insulation is mandated. When designing with this device, place 0.1 uF bypass capacitors close to each VDD pin and minimize trace capacitance on the input/output side. The two channels are unidirectional and identically configured; if bidirectional signaling is needed across the same isolation barrier, choose a Si8421 (1 forward + 1 reverse) variant or pair two Si8421AD-D-IS devices in opposing directions. The default-high or default-low output behavior under input power loss must match the system-level fail-safe state. This page synthesizes distributor pricing, parametric drop-in alternatives from the same Si84xx family and cross-brand equivalents, and practical isolation design notes not found in the manufacturer datasheet alone.

USD $1,72 Auf Lager
SI8422AD-D-IS - 5kV 2-Ch Digital Isolator, 1Mbps | Skyworks
SI8422AD-D-IS

SI8422AD-D-IS - 5kV 2-Ch Digital Isolator, 1Mbps | Skyworks

The Skyworks Solutions (formerly Silicon Labs) SI8422AD-D-IS is a 2-channel general-purpose digital isolator rated at 5000 Vrms isolation, supporting data rates up to 1 Mbps in a 16-pin wide-body SOIC (7.50 mm) package. It is one of the slower but very robust members of the Si84xx digital isolator family, built on Skyworks' proprietary RF-coupled isolation technology that uses CMOS drivers and on-chip transformers instead of opto-couplers or LED-based isolation. The -D- variant is the default-LOW output configuration, providing a failsafe LOW state when input power is lost on side 1. A digital isolator is a semiconductor device that transfers logic signals across an electrical isolation barrier using high-frequency carrier modulation rather than direct galvanic connection. Digital isolators (also called galvanic isolators or signal isolators) are a sub-category of interface IC that bridges functional blocks operating at different ground potentials - for example a microcontroller on a 3.3 V logic island and a power-converter gate driver on a high-voltage bus. Compared with traditional optocouplers, digital isolators consume less board area, offer tighter channel-to-channel matching, deliver higher CMTI, and avoid the gradual current-transfer-ratio (CTR) degradation that plagues LEDs. Key features of this device include a typical propagation delay of 35 ns, a worst-case propagation delay skew below 10 ns, a common-mode transient immunity (CMTI) of 20 kV/µs (minimum), and support for a 2.7 V to 5.5 V supply on either side of the barrier. The two independent unidirectional channels are configured as 1 forward + 1 reverse, which matches the channel count of typical SPI or UART isolation but is the minimum viable count for I2C isolation (most I2C designs need bidirectional channels, for which the bidirectional Si8402 family would be required). All parts in the Si8422 family are safety certified by UL, CSA, and VDE; the wide-body SOIC variant supports reinforced insulation per IEC 60747-17 / IEC 62368-1. From an architectural perspective, the Si8422 uses a differential RF carrier across the transformer, with the receiver recovering the data by envelope detection. The two independent channels are isolated by separate transformers that share the same high-voltage isolation barrier, giving true channel-to-channel isolation rather than just channel-to-ground isolation. The wide-body 16-SOIC (0.295 in / 7.50 mm) provides the 8 mm creepage/clearance required for reinforced 5 kVrms insulation in industrial and renewable-energy applications. Typical applications include isolated gate-drive interfaces for industrial motor drives and solar inverters, isolated SPI / UART / GPIO expansion in PLC and industrial control modules, isolated data acquisition front-ends in medical and process-control equipment, isolated RS-485 / RS-232 transceivers, and isolated power-supply feedback paths. The -D- default-LOW output is preferred in fault-tolerant designs where the system should enter a safe state on power loss. Design considerations include pairing the Si8422 with a high-quality 0.1 µF + 1 µF VDD bypass on each side of the barrier, placing it within 2 mm of the IC to suppress switching-edge ringing, and avoiding PCB traces under the device body that would compromise the 8 mm creepage distance. Its wide-body footprint requires 4-layer stack-up planning when used in consumer-grade 2-layer boards. This page combines up-to-date distributor stock and pricing, drop-in alternatives in the same SOIC-16W package, and practical design notes that go beyond the manufacturer datasheet's typical-application section.

USD $1,42 Auf Lager