EP1K50TI144-4N vs EP1K50TI144-3 Vergleich

Detaillierter Direktvergleich von EP1K50TI144-4N von Altera und EP1K50TI144-3 von Intel. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EP1K50TI144-4N EP1K50TI144-3
Marke Altera Intel
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $9,85 $10,40
Family ACEX 1K ACEX 1K
Device Type Field-Programmable Gate Array (FPGA) —
Typical Gates 50,000 —
Maximum Usable Gates 40,960 —
Logic Elements (LEs) 2,880 2,880
Embedded Array Blocks (EABs) 10 (12.6 Kbit total) 72
Maximum User I/O Pins 102 102
Dedicated Input Pins 6 6
Supply Voltage (VCCINT) 2.375 V to 2.625 V (nominal 2.5 V) 2.375 V to 2.625 V (2.5 V nominal)
I/O Bank Supply Voltages 2.5 V / 3.3 V / 5.0 V compatible (MultiVolt I/O) —
Process Technology 0.18 µm CMOS SRAM-based 0.22 µm CMOS SRAM
Speed Grade -4 -3
Gehäuse 144-pin TQFP (TQFP-144), 0.5 mm pitch 144-pin PQFP (TQFP, TI suffix)
Configuration Method Serial configuration EPROM (EPC2/EPC8) or JTAG —
Operating Temperature (Industrial 'N' suffix) -40 °C to +85 °C —
Montageart Surface Mount —
RoHS-Status [DATA_NEEDED: RoHS status - not stated in provided data] [DATA_NEEDED: RoHS status of legacy ACEX 1K]
Lead-Free [DATA_NEEDED: lead-free status] —
Typical Gate Count — 50,000
Configurable Logic Blocks (CLBs) — 360
Embedded RAM Bits — 40,960
Propagation Delay (typical) — 12.5 ns
Operating Temperature (industrial) — -40 C to +85 C
Configuration Interface — JTAG (IEEE 1149.1) + serial/parallel

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern