EP1SGX25DF672C6 vs EP1SGX25DF67216 Vergleich

Detaillierter Direktvergleich von EP1SGX25DF672C6 von Intel und EP1SGX25DF67216 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EP1SGX25DF672C6 EP1SGX25DF67216
Marke Intel Altera
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $96,50 $198,00
Series Stratix GX —
Logic Elements 25,660 LE 25,660
Number of LABs 2,566 —
Total RAM Bits 1,944,576 bits 1,944,576
User I/O Count 455 —
Number of Transceivers 6 channels (per Stratix GX family) —
Max Transceiver Data Rate 3.125 Gbps 3.1875 Gbps per channel
Core Voltage 1.5 V —
Betriebstemperatur 0C to +85C (commercial) Industrial, -40C to +100C (I-suffix family)
Gehäuse 672-BBGA FineLine BGA 672-ball FineLine BGA (DF672)
Package Dimensions 33 x 33 mm —
Ball Pitch 1.0 mm —
Montageart Surface Mount Surface Mount (BGA)
Lead-Free / RoHS Lead-Free (per FBGA suffix family) —
Process Technology CMOS —
Family — Stratix GX
Embedded Multipliers (18x18) — [DATA_NEEDED: 18x18 multiplier count]
Number of PLLs — 4
Number of Transceiver Channels — 8 (4 in each of 2 banks)
Min Transceiver Data Rate — 500 Mbps
Core Supply Voltage — 1.5 V
Auxiliary Supply Voltage — 3.3 V
I/O Supply Voltage — 1.5 V / 1.8 V / 2.5 V / 3.3 V (per bank)
Maximum User I/O Pins — [DATA_NEEDED: user I/O count for DF672 package]
On-Die Termination — Yes, 100-ohm differential
Pre-emphasis / Equalization — Programmable (transmitter pre-emphasis; receiver adaptive equalization)
Configuration Schemes — Passive serial, fast passive parallel, JTAG, Altera enhanced configuration
RoHS-Status — Lead-free / RoHS compliant (per Altera product family documentation)

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern