EP1SGX25FG1020C4 vs EP1SGX25FG672C7 Vergleich

Detaillierter Direktvergleich von EP1SGX25FG1020C4 von Altera und EP1SGX25FG672C7 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EP1SGX25FG1020C4 EP1SGX25FG672C7
Marke Altera Altera
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $195,00 $118,00
Family Stratix GX Stratix GX
Logic Elements 25,560 LE —
Embedded Memory 1,920 Kbits —
Total RAM Blocks M-RAM + M4K blocks (per Stratix GX architecture) —
DSP Blocks 10 (DSP blocks) —
Maximum User I/O Pins [DATA_NEEDED: exact pin count from datasheet] —
Embedded Transceivers 4 channels Yes (multi-gigabit, up to 3.125 Gbps)
Transceiver Data Rate 600 Mbps to 3.125 Gbps —
Core Voltage 1.5 V (typical) 1.5 V
Gehäuse 1020-pin FineLine BGA (FBGA), 1.27 mm pitch 672-pin FineLine BGA (FG672)
Betriebstemperatur 0 °C to +85 °C (commercial) 0C to +85C (commercial, speed grade C7)
Speed Grade C4 7 (commercial)
Configuration Modes PS, PPS, PPA, JTAG —
Process Technology 0.13 µm CMOS, SRAM-based 0.13 micron
Configuration Device Required Yes — external (EPC16 / EPCS recommended) —
Lebenszyklusstatus Obsolete / Last-time-buy from authorized distributors Obsolete (per Altera/Intel product discontinuance notices)
RoHS-Status [DATA_NEEDED: confirm via manufacturer product page] [DATA_NEEDED: RoHS compliance]
Series — Stratix
Logic Elements (LE) — 25,660
Total RAM Bits — 1,944,576 bits
User I/O Pins — 455
Number of Transceivers — [DATA_NEEDED: exact transceiver count]
PLLs — 4
Global Clocks — 16
Montageart — Surface Mount
Configuration Method — SRAM-based, JTAG/AS/PS supported

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern