EP1SGX25FG1020C4 vs EP1SGX25FG672C7 对比

详细并排对比 EP1SGX25FG1020C4 出自 Altera 和 EP1SGX25FG672C7 出自 Altera。对比关键规格、电气参数、封装、生命周期状态、价格和供货情况,以确定最适合您设计需求的元器件。

规格对比

参数 EP1SGX25FG1020C4 EP1SGX25FG672C7
品牌 Altera Altera
分类 FPGA & CPLD FPGA & CPLD
生命周期状态 Obsolete Obsolete
库存状态 有库存 有库存
单价(USD) $195.00 $118.00
Family Stratix GX Stratix GX
Logic Elements 25,560 LE —
Embedded Memory 1,920 Kbits —
Total RAM Blocks M-RAM + M4K blocks (per Stratix GX architecture) —
DSP Blocks 10 (DSP blocks) —
Maximum User I/O Pins [DATA_NEEDED: exact pin count from datasheet] —
Embedded Transceivers 4 channels Yes (multi-gigabit, up to 3.125 Gbps)
Transceiver Data Rate 600 Mbps to 3.125 Gbps —
Core Voltage 1.5 V (typical) 1.5 V
封装 1020-pin FineLine BGA (FBGA), 1.27 mm pitch 672-pin FineLine BGA (FG672)
工作温度 0 °C to +85 °C (commercial) 0C to +85C (commercial, speed grade C7)
Speed Grade C4 7 (commercial)
Configuration Modes PS, PPS, PPA, JTAG —
Process Technology 0.13 µm CMOS, SRAM-based 0.13 micron
Configuration Device Required Yes — external (EPC16 / EPCS recommended) —
生命周期状态 Obsolete / Last-time-buy from authorized distributors Obsolete (per Altera/Intel product discontinuance notices)
RoHS 状态 [DATA_NEEDED: confirm via manufacturer product page] [DATA_NEEDED: RoHS compliance]
Series — Stratix
Logic Elements (LE) — 25,660
Total RAM Bits — 1,944,576 bits
User I/O Pins — 455
Number of Transceivers — [DATA_NEEDED: exact transceiver count]
PLLs — 4
Global Clocks — 16
安装类型 — Surface Mount
Configuration Method — SRAM-based, JTAG/AS/PS supported

数据手册与资源

浏览全部产品 创建 BOM 获取报价