EPF10K50SQC240-1 vs EPF10K50SQC240-3N Vergleich

Detaillierter Direktvergleich von EPF10K50SQC240-1 von Intel und EPF10K50SQC240-3N von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Intel
EPF10K50SQC240-1 EPF10K50SQC240-1 - 50K Gates, 189 I/O FLEX-10KS FPGA | Intel

EPF10K50SQC240-1 - 50K Gates, 189 I/O FLEX-10KS FPGA | Intel

EPF10K50SQC240-1 ⚠ Letzte Bestellmöglichkeit

Spezifikationsvergleich

Parameter EPF10K50SQC240-1 EPF10K50SQC240-3N
Marke Intel Altera
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Letzte Kaufgelegenheit Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $142,50 $60,00
Series FLEX-10KS —
Family FLEX 10K FLEX 10KE
Logic Cells / Elements 2880 2,880
Gates 50,000 (typical) —
Number of LABs/CLBs 360 —
Number of Logic Elements / Cells 2880 —
Total RAM Bits 40,960 —
Number of I/O 189 —
Voltage - Supply 2.375 V to 2.625 V (2.5 V nominal) —
Betriebstemperatur 0 °C to +70 °C (commercial grade) 0 °C to 70 °C (Commercial)
Internal Frequency 250 MHz (max) —
Propagation Delay 0.6 ns (typ) —
Process Technology 0.22 µm CMOS SRAM 0.22 µm CMOS
Montageart Surface Mount Surface Mount
Gehäuse / Bauform 240-BFQFP (Power QFP, gull-wing) —
Supplier Device Package 240-PQFP (32 × 32 mm) —
Programmability In-system via JTAG (IEEE 1149.1) —
RoHS-Status Non-compliant (legacy PQFP, SnPb finish per part suffix 'C') Compliant (Pb-free N suffix)
Logic Family — CMOS
Typical Gates — 50,000
System Gates — 40,960
Logic Array Blocks (LABs) — 360
Embedded Array Blocks (EABs) — 12
On-chip EAB Memory — 24 Kbits
User I/Os — 189 (per DigiKey listing); 274 user I/Os (per Digchip listing)
Number of I/Os (per distributor) — 189 (DigiKey / Mouser)
Propagation Delay (tpd) — 0.6 ns
Internal Frequency (Fmax) — 166.67 MHz
Core Supply Voltage (VCCINT) — 2.5 V
I/O Voltage (VCCIO) — MultiVolt: 2.5 V / 3.3 V / 5.0 V tolerant
Gehäuse — 240-pin PQFP (Power Quad Flat Pack), 34.60 x 34.6 mm, 0.5 mm pitch
Speed Grade — -3 (faster Fmax)
Lead-Free Finish (N suffix) — Yes
JTAG Boundary Scan — IEEE Std. 1149.1 compliant
Programming Technology — SRAM-based, in-system reconfigurable via JTAG
Design Tool — Altera Quartus II (FLEX 10KE support)

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern