EPM3064ATC100-10NA vs EPM3064AT100-10N Vergleich
Detaillierter Direktvergleich von EPM3064ATC100-10NA von Intel und EPM3064AT100-10N von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.
Intel
EPM3064ATC100-10NA - MAX 3000A CPLD, 64 Macrocells, 10ns, TQFP-100 | Intel (Altera)
EPM3064ATC100-10NA ✓ AktivSpezifikationsvergleich
| Parameter | EPM3064ATC100-10NA | EPM3064AT100-10N |
|---|---|---|
| Marke | Intel | Altera |
| Kategorie | FPGA & CPLD | FPGA & CPLD |
| Lebenszyklusstatus | Aktiv | NRND |
| Lagerstatus | In Stock | In Stock |
| Stückpreis (USD) | $4,65 | $5,45 |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD (Complex Programmable Logic Device) |
| Macrocells | 64 | 64 |
| User I/Os | 66 | — |
| Usable Gates | 1,250 | 1,250 |
| Logic Array Blocks (LABs) | 4 | 4 |
| Pin-to-Pin Delay (tPD) | 10 ns | — |
| Maximum Operating Frequency | [DATA_NEEDED: fMAX in MHz] | — |
| Supply Voltage (VCCINT) | 3.3 V | 3.3 V |
| MultiVolt I/O Voltages | 2.5 V / 3.3 V / 5.0 V | — |
| Gehäuse | TQFP-100 (0.5 mm pitch) | TQFP-100 (T100), 14 mm x 14 mm |
| Configuration Memory | Non-volatile EEPROM | EEPROM (non-volatile) |
| In-System Programming | IEEE Std. 1532 compliant | — |
| Boundary-Scan Test | IEEE Std. 1149.1 (JTAG) | — |
| Betriebstemperatur | 0C to +70C (commercial) | — |
| Lead-Free / RoHS | Yes (NA suffix) | — |
| User I/O Pins | — | 66 |
| Speed Grade | — | -10 (10 ns pin-to-pin delay) |
| I/O Bank Voltage | — | 3.3 V |
| 5 V Tolerant Inputs | — | Yes (via clamping diodes) |
| Programming Interface | — | JTAG (IEEE Std. 1149.1) with pin-locking |
| ISP Compliance | — | IEEE Std. 1532 |
| Boundary-Scan Test (BST) | — | IEEE Std. 1149.1 compliant |
| Operating Temperature (Commercial) | — | 0C to +70C |
| RoHS-Status | — | [DATA_NEEDED: RoHS compliance status] |
| Lead-Free | — | [DATA_NEEDED: lead-free finish] |