EPM5032DI-25 vs EPM5016DC-20 Vergleich

Detaillierter Direktvergleich von EPM5032DI-25 von Altera und EPM5016DC-20 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EPM5032DI-25 EPM5016DC-20
Marke Altera Altera
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus NRND Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $18,20 $16,50
Family MAX 5000 MAX 5000
Device Type UV-erasable Programmable Logic Device (PLD) EPLD (UV-Erasable Programmable Logic Device)
Architecture PAL-type, CMOS, AND-OR sum-of-products PAL-type macrocell with Programmable Interconnect Array (PIA)
Macrocells 32 16
Product Terms 320 160
Logic Gates [DATA_NEEDED: equivalent gate count] —
Dedicated Inputs 7 7
Bidirectional I/O Pins 16 —
Total Array Inputs 24 —
Registered Outputs 16 —
Global Clocks 1 —
Propagation Delay (tPD) 25 ns 20 ns
Maximum Clock Frequency (fMAX) 62.5 MHz —
Versorgungsspannung 5 V —
Process Technology CMOS CMOS, UV-erasable
Gehäuse Ceramic DIP, windowed (UV-erasable) —
Pin-Anzahl [DATA_NEEDED: exact pin count - 24 or 28] —
Betriebstemperatur 0C to +70C (commercial) [DATA_NEEDED: operating temperature range]
I/O Standard TTL-compatible —
Programmability UV-erasable, EPROM-based —
Development Tool MAX+PLUS II / A+PLUS —
RoHS-Status [DATA_NEEDED: likely non-compliant due to ceramic DIP] [DATA_NEEDED: RoHS compliance]
Lifecycle Not Recommended for New Designs (NRND) —
I/O Pins — 8
Maximale Taktfrequenz — 62.5 MHz
Maximum Supply Voltage — 5.25 V
Nominal Supply Voltage — 5.0 V
Package Type — 20-pin Ceramic DIP (Cerdip) with UV window
Package Suffix Code — DC = Ceramic DIP, Commercial
Speed Grade — -20 = 20 ns tPD
Programming Method — UV erase + EPROM-style programming via Altera programming hardware

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern