EPM5130WC-1 vs EPM5130JI Vergleich

Detaillierter Direktvergleich von EPM5130WC-1 von Intel und EPM5130JI von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EPM5130WC-1 EPM5130JI
Marke Intel Altera
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $85,00 $9,75
Series MAX 5000 —
Manufacturer Altera (now Intel) —
Device Type CPLD (Complex Programmable Logic Device) UV-Erasable EPLD (CMOS EPROM)
Macrocell Count 128 —
Logic Array Blocks Multiple LABs (per MAX 5000 architecture) —
Propagation Delay (tpd) 40 ns —
Maximale Taktfrequenz 50 MHz 33.3 MHz
Erasure Method UV (ultraviolet, windowed package) —
Process Technology CMOS EPROM 0.75 micron CMOS EPROM
User I/O Pins Up to 100 —
Package Type 100-pin Ceramic QFP (Windowed) Ceramic J-Leaded Chip Carrier (JLCC) with UV window
Betriebstemperatur [DATA_NEEDED: operating temperature range] Commercial (0C to +70C)
Versorgungsspannung [DATA_NEEDED: VCC nominal] 5 V (typical)
Programmable Yes (UV-erasable, non-volatile) —
Logic Family MAX 5000 (Altera) —
Configuration Memory EPROM (on-chip) —
Montageart Surface Mount —
RoHS-Status [DATA_NEEDED: RoHS compliance] Non-compliant (contains Pb in ceramic package)
Family — MAX 5000
Macrocells — 128
Logic Array Blocks (LABs) — 8
Propagation Delay (tPD) — 55 ns
External Clock Inputs — 1 (shared input/clock)
Interconnect — Programmable Interconnect Array (PIA)
Input Logic Standard — TTL-compatible
Program/Erase Method — UV erasure through quartz window
Lifecycle — Obsolete - EOL by Altera/Intel

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern