EPM5192JC vs EPM5192JC-1 Vergleich

Detaillierter Direktvergleich von EPM5192JC von Intel und EPM5192JC-1 von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.

Spezifikationsvergleich

Parameter EPM5192JC EPM5192JC-1
Marke Intel Altera
Kategorie FPGA & CPLD FPGA & CPLD
Lebenszyklusstatus Obsolete Obsolete
Lagerstatus In Stock In Stock
Stückpreis (USD) $16,40 $22,40
Product Type CPLD (Complex Programmable Logic Device) —
Series EPM5192 (Classic / MAX-class) —
Macrocells 192 192
Logic Array Blocks (LABs) 12 —
Interconnect Architecture Programmable Interconnect Array (PIA) —
Process Technology CMOS EPROM (UV-erasable) —
Gehäuse 68-pin PLCC (JC) windowed ceramic —
Montageart Surface Mount —
Programming Method UV-erase + EPROM programmer —
Non-Volatile Configuration Yes (EPROM cell array) —
Logic Family Classic CPLD (EPM5xxx series) —
Betriebstemperatur [DATA_NEEDED: commercial / industrial / military grade] 0 C to +70 C (commercial)
Versorgungsspannung [DATA_NEEDED: VCC nominal] —
Propagation Delay [DATA_NEEDED: tpd spec by speed grade] —
RoHS-Status [DATA_NEEDED: original Altera marking not RoHS] —
Family — MAX 5000
Device Type — CPLD - Complex Programmable Logic Device
Technology — CMOS, UV-Erasable / OTP
Usable Gates — 3750
Propagation Delay (tPD) — 40 ns (speed grade -1)
Maximum Internal Frequency (fMAX) — 62.5 MHz
Supply Voltage (VCC) — 4.75 V to 5.25 V
User I/O Pins — 84
Package Type — 84-pin Ceramic Quad Flat Pack (CQFP), windowed
JEDEC Package Code — S-CQCC-J84
Configuration Memory — UV-EPROM (erasable under UV lamp)
Programming Interface — Altera MAX programming interface (parallel, pre-JTAG for this family)
Process — CMOS EPROM
I/O Standard — TTL/CMOS 5 V compatible

Datenblätter & Ressourcen

Alle Produkte durchsuchen BOM erstellen Angebot anfordern