EPM5192JI-2 vs EPM5192JI Vergleich
Detaillierter Direktvergleich von EPM5192JI-2 von Altera und EPM5192JI von Altera. Vergleichen Sie die wichtigsten Spezifikationen, elektrischen Parameter, Gehäuse, Lebenszyklusstatus, Preise und Verfügbarkeit, um das beste Bauteil für Ihre Designanforderungen zu ermitteln.
Spezifikationsvergleich
| Parameter | EPM5192JI-2 | EPM5192JI |
|---|---|---|
| Marke | Altera | Altera |
| Kategorie | FPGA & CPLD | FPGA & CPLD |
| Lebenszyklusstatus | Obsolete | Obsolete |
| Lagerstatus | In Stock | In Stock |
| Stückpreis (USD) | $9,95 | $9,75 |
| Family | MAX 5000 | MAX 5000 |
| Device Type | EPLD (Erasable Programmable Logic Device) | EPLD (UV-erasable CMOS Programmable Logic Device) |
| Macrocells | 192 | 192 |
| Usable Gates | 5000 | — |
| Dedicated Inputs | 12 | 7 |
| Flip-Flops | 192 | — |
| Speed Grade | -2 | — |
| Gehäuse | JLCC-68 (J-Lead Ceramic) | 84-pin PLCC (windowed, J-suffix ceramic) |
| Betriebstemperatur | 0C to +70C (commercial) | -40 C to +125 C (industrial, I-suffix) |
| Programming Technology | UV-Erasable EPROM | — |
| Architecture | Sum-of-products with Programmable Interconnect Array (PIA) | — |
| Versorgungsspannung | 5 V (typical) | 4.75 V to 5.25 V (nominal 5 V) |
| Process Technology | CMOS EPROM | — |
| Montageart | Surface Mount | Surface Mount (PLCC socket recommended for UV erasure) |
| RoHS-Status | Non-compliant (ceramic JLCC, contains lead) | [DATA_NEEDED: RoHS status - pre-2010 part, likely non-compliant] |
| Lebenszyklusstatus | Obsolete (legacy Altera MAX 5000 family) | — |
| Logic Array Blocks (LABs) | — | 12 |
| User I/O Pins | — | 64 |
| Propagation Delay (tpd) | — | 55 ns |
| Technology | — | CMOS EPROM, UV-erasable |
| Programming Method | — | Altera MAX 5000 programming algorithm (device programmer) |
| Erasure Method | — | UV exposure through windowed package |