Circuitos integrados

Subcategorías

📁 ADC/DAC 3.100+ productos 📁 CI amplificadores 1.900+ productos 📁 Códecs de audio 18 productos 📁 CI de audio 2 productos 📁 Reloj y temporización 670+ productos 📁 Comparator ICs 1 productos 📁 DSP 1.100+ productos 📁 CI de adquisición de datos 2 productos 📁 Potenciómetros digitales 4 productos 📁 Controladores y drivers de pantalla 1 productos 📁 FPGA y CPLD 7.300+ productos 📁 CI de interfaz 3.400+ productos 📁 Controladores LED 1 productos 📁 CI lógicos 460+ productos 📁 CI de memoria 870+ productos 📁 Microcontroladores 20.000+ productos 📁 Microprocesadores 4 productos 📁 Controladores de motor 1 productos 📁 Otros 1 productos 📁 Sensor and Detector Interfaces 1 productos 📁 Circuitos integrados especializados 15 productos 📁 Circuitos integrados de vídeo 14 productos

Productos (39.000+)

EPM5192GI-1 - 192-Macrocell UV PLD MAX 5000 PGA-84 | Altera
EPM5192GI-1

EPM5192GI-1 - 192-Macrocell UV PLD MAX 5000 PGA-84 | Altera

The Altera EPM5192GI-1 is a UV-erasable/OTP Complex Programmable Logic Device (CPLD) from the legacy MAX 5000 family, delivering 192 macrocells with 64 user I/O lines and 7 dedicated inputs in an 84-pin PGA package. It features a propagation delay of 25 ns and a maximum clock frequency of 62.5 MHz, organized around a PAL-type architecture suitable for high-density glue-logic integration. A Complex Programmable Logic Device (CPLD) is a non-volatile, EEPROM- or EPROM-based logic device that implements combinational and sequential digital functions using a fabric of AND/OR arrays, macrocells, and a programmable interconnect. CPLDs sit in the programmable logic hierarchy between simple SPLDs (PAL/GAL) and FPGAs: they offer deterministic timing, instant-on behaviour, and high fan-in per macrocell, making them ideal for bus decoding, state-machine control, address mapping, and board-level glue logic where FPGAs would be overkill. Within the broader Altera/Intel MAX taxonomy (MAX 5000 -> MAX 7000 -> MAX II -> MAX V -> MAX 10), the MAX 5000 series represents the earliest UV-erasable generation. Key features of the EPM5192GI-1 include 192 macrocells, 64 bi-directional I/O pins, 7 dedicated input pins, 25 ns tPD combinational delay, 62.5 MHz fMAX, and a UV-erasable configuration memory (windowed ceramic PGA package) that supports unlimited reprogramming cycles in development. Industrial operating temperature range (-40C to +85C), 5.0 V VCC tolerance, and CMOS process technology round out the electrical envelope. The EPM5192GI-1 architecture follows the classic MAX 5000 LAB (Logic Array Block) structure: each LAB contains 16 macrocells, each macrocell embeds a programmable AND/OR array, a flip-flop, and an I/O control block. Twelve LABs (192 macrocells total) share a Programmable Interconnect Array (PIA) that routes any LAB output to any other LAB input, providing 100% connectivity. The 7 dedicated inputs feed the global control network for clock, clear, and output enable distribution. Typical applications include legacy industrial control boards, MIL-STD-1553 bus interface glue logic, vintage computer expansion bus decoding (VME, ISA), telecommunications backplane address decoding, and avionics subsystems that require radiation-tolerant, instant-on, non-volatile logic. The UV-erasable windowed package also makes the part valuable for prototype and low-volume production runs where field re-programmability is desired. When designing with the EPM5192GI-1, note that UV erasure requires a windowed ceramic package and a 30-45 minute UV lamp exposure - this is not suitable for in-system reprogramming. Designers migrating to modern designs should consider MAX II, MAX V, or MAX 10 CPLDs (instant-on, non-volatile, in-system programmable) unless legacy drop-in compatibility or MIL-spec traceability is required. This page synthesizes XAIPART distributor pricing, MAX 5000 drop-in alternatives, UV-erase design guidance, and JEDEC PGA-84 pinout information not found on any single manufacturer page.

Cotización Contacto
EPM5192GI-2 - 192-Macrocell UV PLD MAX 5000 PGA | Intel / Altera
EPM5192GI-2

EPM5192GI-2 - 192-Macrocell UV PLD MAX 5000 PGA | Intel / Altera

The Intel / Altera EPM5192GI-2 is a CMOS UV-erasable (one-time-programmable) Programmable Logic Device (PLD) from the legacy Altera MAX 5000 family, offering 192 macrocells, 64 I/O pins, and a propagation delay of 30 ns in an 84-pin PGA (Pin Grid Array) industrial-temperature package. It is pin-compatible with the broader EPM5192 die family and supports logic densities typical of glue-logic, bus-interface, and state-machine replacement tasks. Programmable Logic Devices (PLDs) are pre-fabricated semiconductor ICs whose internal logic structure is configured by the end user through programming. The MAX 5000 architecture is built from an array of logic blocks (macrocells) interconnected by a programmable AND/OR fabric; this places it in the broader hierarchy of programmable logic that includes SPLDs, CPLDs, and FPGAs. Within that taxonomy, the MAX 5000 sits as an early high-density SPLD/early-CPLD, sitting below modern CPLDs such as MAX II/MAX V in density and feature count. Key features of the EPM5192GI-2 include 192 macrocells, 64 user I/O lines, 7 dedicated inputs, and 72 total inputs, with a maximum clock frequency of 33.3 MHz and a propagation delay (tPD) of 30 ns. The part operates from a single 5 V supply (4.5 V to 5.5 V), supports a UV-erase window for prototype re-programmability, and is graded for the industrial temperature range. The 84-pin PGA package provides robust through-hole pin-grid solderability suited to industrial backplane designs. In terms of architecture, the EPM5192GI-2 integrates Altera's classic EEPROM-based logic element with a global interconnect, allowing combinational and registered logic to be merged into a single device. This combination is useful for replacing dozens of 74-series TTL parts with one PLD while preserving through-hole manufacturing flows common in aerospace, defense, and long-lifecycle industrial platforms. Typical applications include bus-interface bridging (e.g., ISA-to-local bus glue logic), address decoding and wait-state generation, state-machine controllers, industrial control logic, and legacy avionic/defense subsystems that still require PGA-packaged UV-erasable PLDs. The industrial temperature grade also makes the device suitable for factory-floor controllers and outdoor instrumentation enclosures. When designing with this part, note that PGA packages require through-hole PCB mounting and a UV-erase socket for prototype re-programming. Because the EPM5192GI-2 is a legacy Altera part now supported by Intel, lead time and minimum-order quantities should be confirmed with the supplier before committing the design to volume production. This page synthesizes distributor pricing, drop-in same-family alternatives, application guidance, and design notes that go beyond what the manufacturer datasheet alone provides, helping engineers source and qualify the EPM5192GI-2 efficiently.

Cotización Contacto
EPM5192GI84 - 192 Macrocells UV-Erasable MAX 5000 CPLD | Altera
EPM5192GI84

EPM5192GI84 - 192 Macrocells UV-Erasable MAX 5000 CPLD | Altera

The Altera EPM5192GI84 is a UV-erasable, high-density Complex Programmable Logic Device (CPLD) from the legacy MAX 5000 family, offering 192 macrocells in an 84-pin PGA (Pin Grid Array, WPGA) through-hole package with industrial temperature grading. The device is built on Altera's classic EPROM-based architecture that allows full bit-level reprogrammability after UV erasure, while also supporting one-time programmable (OTP) operation for volume production. A Complex Programmable Logic Device (CPLD) is a non-volatile, deterministic-latency programmable logic IC that integrates multiple PAL/GAL-like logic array blocks (LABs) with a central programmable interconnect matrix (PIA). Within the broader taxonomy, the EPM5192GI84 sits as CPLD -> programmable logic -> logic IC -> integrated circuit. MAX 5000 CPLDs were widely adopted as 'glue logic' replacements for 74-series TTL and PAL/GAL devices, providing high pin-count integration with propagation delays measured in nanoseconds and zero-power standby modes. Key features of the EPM5192GI84 include 192 macrocells distributed across multiple logic array blocks, 100% factory-tested logic, programmable interconnect architecture with deterministic timing, and JTAG/ISP-friendly boundary-scan testability (subject to variant). Each macrocell provides a programmable flip-flop with configurable D, T, JK, or SR modes and selectable clock options, while the device supports high-speed combinatorial and registered logic implementations. From an architectural standpoint, the MAX 5000 family uses Altera's second-generation architecture with enhanced interconnect and higher macrocell density. The UV-erasable window on ceramic packages allows bench-top erasure for prototyping, while plastic OTP variants target production. Programming is performed via Altera's MAX+PLUS II or older A+PLUS software using industry-standard JEDEC map files. Typical applications include industrial control logic, glue-logic replacement for 74-series TTL, address decoding in microprocessor systems, bus interfacing, state-machine controllers, and legacy telecom infrastructure. The EPM5192GI84 is commonly specified in systems that require high logic density with deterministic, nanosecond-class propagation delays and non-volatile configuration. Designers should note that MAX 5000 devices require a 5 V supply and have TTL-compatible I/O, making them incompatible with modern 3.3 V or lower-voltage logic without level translation. Programming hardware is increasingly difficult to source as the family is well past its mainstream lifecycle. This page synthesizes legacy distributor inventory, EOL-equivalent guidance, and design notes not found in a single datasheet resource, helping engineers verify availability, plan board-level drop-in replacements, and understand how the EPM5192GI84 compares to other MAX 5000 package and speed grades.

Cotización Contacto
EPM5192GM - 192-Cell MAX 5000 UV PLD, 55ns | Altera
EPM5192GM

EPM5192GM - 192-Cell MAX 5000 UV PLD, 55ns | Altera

The Altera EPM5192GM is a high-density, high-speed UV-erasable Programmable Logic Device (PLD) from the MAX 5000 family, delivering 192 macrocells in a 84-pin windowed Ceramic Pin Grid Array (CPGA84) package. It combines innovative MAX architecture with an advanced CMOS process to provide 3,750 usable gates, pin-to-pin delays as fast as 15 ns, and counter frequencies up to 76.9 MHz in the fastest speed grade. The 'GM' suffix denotes the ceramic-windowed (UV-erasable) PGA-84 package, which is suitable for prototype development and design iteration. The MAX 5000 family occupies the programmable-logic tier of the classical PLD taxonomy (PLD -> SPLD/CPLD -> UV-erasable/Electrically erasable CMOS PLD -> MAX 5000 series). As a UV-erasable SPLD, the EPM5192GM was designed in an era when designers needed non-volatile, reprogrammable logic with predictable timing and deterministic pin-to-pin delays — before CPLDs and FPGAs dominated general-purpose logic integration. The 192 logic cells (macro cells) and AND-OR-I/O architecture give the part a strong logic-to-pin ratio, making it well suited for state machines, address decoding, glue logic and bus interfacing. Key features include 192 macro cells, a tPD as low as 15 ns, an fCNT counter frequency up to 76.9 MHz, and a maximum of 84 user I/O pins (depending on pinout configuration). The CPGA-84 windowed ceramic package provides rugged mechanical stability and UV erasure through the top window. The device operates from a single 5 V supply and is fabricated on a 0.8 µm CMOS process that is well-characterised for industrial and military environments. According to the Altera MAX 5000 datasheet family document, all MAX 5000 devices share a common JEDEC-standard JTAG-compatible programming interface and pinout topology. Typical applications of the EPM5192GM include legacy industrial control systems, MIL-STD-883 aerospace and defense designs, prototype PLD-based glue logic, bus-architecture address decoding (e.g., DEC, Intel, Motorola microprocessor glue), TTL/CMOS logic replacement and high-reliability long-lifecycle programs. The UV-erasable windowed package also makes it popular for engineering development where iterative erasure and re-programming are required. When designing with the EPM5192GM, ensure the design uses 5 V tolerant I/O only — the device does not support 3.3 V mixed-voltage operation. Place 0.1 µF decoupling capacitors near every VCC pin and provide a solid ground plane under the package. For high-speed designs, observe the published tSU and tCO timing budgets, and consider the IOL/IOH drive strength when driving backplanes or bused signals.

Cotización Contacto
EPM5192GM-1 - 192-Cell MAX 5000 UV PLD, PGA-84 | Altera
EPM5192GM-1

EPM5192GM-1 - 192-Cell MAX 5000 UV PLD, PGA-84 | Altera

The Altera EPM5192GM-1 is a member of the classic MAX 5000 family of high-speed, high-density programmable logic devices (PLDs), implemented in CMOS technology and housed in an 84-pin ceramic Pin Grid Array (CPGA-84) windowed package that supports in-circuit erasure via UV exposure. It integrates 192 logic cells (equivalent macrocells) and provides a pin-to-pin propagation delay of 55 ns, making it suitable for glue-logic and state-machine replacement in legacy industrial and military systems. A Programmable Logic Device (PLD) is a general-purpose digital integrated circuit whose logic function is defined by the customer after manufacture; PLDs sit hierarchically under FPGAs and CPLDs within the broader programmable logic taxonomy, and historically served as the primary means of implementing random logic before FPGAs became economically dominant. The MAX 5000 family uses EPROM-based non-volatile configuration cells, which means the programmed bitstream is retained when power is removed and the device is reprogrammable only after UV erasure - a key reason these parts are still found in long-lifecycle aerospace and defense equipment. Key features include 192 logic cells, 55 ns propagation delay, CMOS process technology, EPROM programmability with UV-erasable window, ceramic PGA-84 package, and commercial/industrial temperature grade operation. The ceramic CPGA-84 housing provides excellent thermal performance and mechanical robustness for demanding environments. From an architectural standpoint, the EPM5192GM-1 implements the classic AND-OR programmable array structure with a fixed OR array and a programmable AND array. Each macrocell contains flip-flops and output enables, allowing the device to replace multiple discrete 74LS TTL packages with a single IC. Designers use Altera's MAX+PLUS II development environment (legacy software, current users rely on archived versions) to capture schematics, compile, and download JEDEC bitstreams via a programming hardware. Typical applications include industrial control glue logic, military and aerospace avionics subsystems, legacy telecommunications backplane interfacing, state-machine replacement in motor controllers, and bus-interface adaptation in test equipment. The windowed ceramic PGA package is specifically suited to applications where the bitstream may need periodic updates or where MIL-STD or extended-temperature reliability is required. When designing with the EPM5192GM-1, engineers should plan for a UV eraser (typically 254 nm, ~30 minutes exposure) for any in-field reprogramming, and verify that the I/O drive strength matches the connected bus. The device is programmed in-circuit via Altera's ByteBlaster or compatible hardware using JEDEC files generated by MAX+PLUS II. This page synthesizes distributor pricing, drop-in same-package variants within the MAX 5000 family, and practical design notes not collected in the original Altera datasheet.

Cotización Contacto
EPM5192GM-1/883B - 192-Cell UV PLD, 55ns, CPGA-84 Military | Intel
EPM5192GM-1/883B

EPM5192GM-1/883B - 192-Cell UV PLD, 55ns, CPGA-84 Military | Intel

The Intel / Altera EPM5192GM-1/883B is a high-density, high-speed UV-erasable programmable logic device (PLD) from the MAX 5000 family, delivering 192 macrocells in an 84-pin ceramic PGA (CPGA-84, windowed) package. It features a 55ns propagation delay, CMOS technology, and is processed to MIL-STD-883B military grade, making it suitable for extended-temperature and defense/aerospace applications. A Programmable Logic Device (PLD) is a digital IC whose logic function is defined after manufacturing, allowing engineers to implement custom glue logic, state machines, and bus interfacing without fabricating a full ASIC. The MAX 5000 family sits in Altera's classic PLD hierarchy between the smaller MAX 3000 (EPM3xxx) and the larger MAX 7000 (EPM7xxx), targeting high-density designs that exceed simple SPLD (PAL/GAL) capacity. This product type hierarchy runs PLD -> programmable logic -> logic IC -> integrated circuit -> semiconductor, giving the part broad coverage in digital logic taxonomies. Key features of the EPM5192GM-1/883B include 192 logic macrocells, a maximum pin-to-pin propagation delay of 55ns, and an erasable windowed ceramic package for prototype and reprogrammable production use. The /883B suffix indicates full MIL-STD-883B processing for high-reliability military and aerospace programs, with the operating temperature range extending across -55C to +125C. The CPGA-84 package provides robust mechanical and thermal performance for harsh-environment systems. Technically, the device uses Altera's classic EEPROM/UV-CMOS MAX architecture with a programmable AND/OR array and dedicated macrocell flip-flops. The 55ns tPD places it in the medium-speed tier suitable for control logic, bus interfacing, and glue logic rather than high-speed datapath applications. The 192 macrocells and high I/O count make it one of the larger classic PLDs of its era. Typical applications include military and aerospace digital control systems, industrial control logic, legacy avionics and radar signal processing interface logic, defense telemetry equipment, and MIL-spec replacement of obsolete 54xx TTL logic arrays. Engineers use it where high reliability, -55C to +125C operation, and high-density PLD logic are required. Design considerations include the UV-erase window requiring a quartz-windowed package for reprogramming, which is slower than EEPROM-based modern PLDs. Designers must budget for the 55ns propagation delay when interfacing to faster buses. Use Altera's MAX+PLUS II development toolchain for design entry, fitting, and programming. This page synthesizes distributor stock data, same-family Altera drop-in alternatives, and design guidance not consolidated in the original datasheet, giving procurement and engineering teams a single reference.

Cotización Contacto
EPM5192GM-2 - 192-Macrocell MAX 5000 EPLD, PGA-84, 55ns | Intel
EPM5192GM-2

EPM5192GM-2 - 192-Macrocell MAX 5000 EPLD, PGA-84, 55ns | Intel

The Intel (Altera) EPM5192GM-2 is a 192-macrocell, UV-erasable high-density EPLD from the Altera MAX 5000 family, housed in a 84-pin ceramic Pin Grid Array (PGA-84) windowed package. It is built on a CMOS process, supports a 55 ns pin-to-pin propagation delay, and operates as a high-speed, high-density programmable logic device for glue-logic, state-machine, and bus-interface consolidation in legacy and aerospace/defense systems. What is an EPLD? An Erasable Programmable Logic Device (EPLD) is a non-volatile programmable logic component that combines the integration density of early PLDs with the architectural flexibility of more complex PLDs. MAX 5000 devices sit in the product hierarchy as follows: programmable logic device (PLD) -> EPLD -> CMOS EPLD -> MAX 5000 family -> high-density EPLD. MAX 5000 EPLDs were widely used to replace multiple discrete PAL/GAL devices with a single reprogrammable chip, and the ceramic windowed PGA package enabled in-system UV erasure for prototyping and design iteration. Key features of the EPM5192GM-2 include 192 macrocells, a 55 ns propagation delay grade (the -2 speed grade), CMOS low-power operation, and pin compatibility across the MAX 5000 macrocell range. The 84-pin ceramic PGA package supports the wide I/O count required for bus-interface and datapath applications while providing hermetic environmental protection suitable for military temperature ranges. Architecturally, the device integrates a programmable AND/OR array feeding 192 macrocells, each with configurable flip-flops, plus a global interconnect that routes signals across the chip with predictable, deterministic timing. The CMOS implementation delivers substantially lower power than the bipolar PLDs that preceded the MAX 5000 family, and the UV window allows laboratory erasure and reprogramming during development cycles. Typical applications include military and aerospace systems (the -2 speed grade and ceramic package support defense-grade designs), industrial control glue logic, telecommunications interface bridging, and legacy replacement of multiple 22V10-class PALs. The 84-pin ceramic PGA is also favored in space and avionics where hermetic packaging and known-good-die reliability are required. When designing with this part, verify availability through franchised distributors before committing to a new design. The MAX 5000 family is mature, and long-term production status should be confirmed against Intel's product longevity program for military and aerospace programs requiring multi-decade supply commitments. This page synthesizes Altera MAX 5000 datasheet parameters, drop-in package-compatible alternatives, and practical design notes that are not aggregated on a single distributor page.

Cotización Contacto
EPM5192GM-2/883B - 192-Macrocell MAX 5000 EPLD, PGA-84, 55ns | Altera
EPM5192GM-2/883B

EPM5192GM-2/883B - 192-Macrocell MAX 5000 EPLD, PGA-84, 55ns | Altera

The Intel (Altera) EPM5192GM-2/883B is a high-density, high-speed ultraviolet-erasable programmable logic device (UV EPLD) from the classic MAX 5000 family, delivering 192 macrocells in a ceramic windowed PGA-84 package with MIL-STD-883B screening. The -2 speed grade provides 55 ns pin-to-pin combinatorial propagation delay (tPD) and a maximum register-to-register toggle frequency (fCNT) of 80 MHz, enabling fast glue-logic, bus-interface, and peripheral-controller implementations. The device is fabricated on a 0.75 um CMOS EEPROM/EPROM process with non-volatile in-system programmability via the industry-standard Altera ByteBlaster or third-party programmers, and the ceramic windowed lid allows laboratory erasure for prototype iteration. Operating from a single 5 V supply with 100 mA typical Icc, the EPM5192GM-2/883B provides 8 dedicated inputs, 64 bidirectional I/O pins, 192 macrocells organized into 16 Logic Array Blocks (LABs), and a maximum of 192 product-term-driven flip-flops with independent JTAG-less boundary-scan-free testability through the built-in BST circuitry. It supports asynchronous, synchronous, and registered clocking architectures and is fully supported by MAX+PLUS II and Quartus design environments for legacy designs. An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic IC that preceded modern CPLDs and FPGAs, offering fast deterministic propagation delay, low power, and one-time or erasable programming. EPLDs belong to the broader category of programmable logic devices (PLDs), which sit hierarchically within logic ICs -> programmable logic -> digital semiconductors. The MAX 5000 architecture extends classic PAL/GAL logic with macrocell-based sum-of-products implementation, programmable interconnect, and JTAG-supportable test features. Compared with SRAM-based FPGAs, the EPM5192's EPROM cells retain configuration without external boot memory, while compared with pure PALs it offers 5-10x higher logic density and predictable timing. Key features of the EPM5192GM-2/883B include 192 macrocells (768 usable gates), 55 ns tPD, 80 MHz fCNT, 192 flip-flops, 16 LABs, dedicated input and global clock networks, 5 V VCC single supply, in-system programmability via ByteBlaster, JTAG support through the legacy JTAG block, and a 100 mA typical operating current. The ceramic windowed PGA-84 package provides hermetic environmental protection for military and aerospace applications, where the MIL-STD-883B screening guarantees operation across -55C to +125C and resilience against thermal, mechanical, and solder-shock stresses. Architecturally, the EPM5192 uses a programmable-AND/fixed-OR PLA-like macrocell structure where each macrocell contains 5 product terms (expandable to 20 via parallel expanders) feeding a D flip-flop with programmable clock, preset, clear, and output enable. The 16 LABs each contain 12 macrocells and a global interconnect that routes signals between LABs through a fixed but high-fanout network. This architecture delivers short, predictable propagation delays independent of design complexity, contrasting with the routing-dependent timing of SRAM FPGAs. Typical applications for the EPM5192GM-2/883B include military and aerospace digital control systems, defense electronics modules requiring MIL-STD-883B screening, industrial control logic, legacy bus arbitration and address decoding, telecommunications backplane glue logic, and avionics line-replaceable units (LRUs). Engineers use it as a deterministic state-machine and decoder platform where both radiation-tolerant/hi-rel packaging and 5 V tolerance are required. When designing with this part, verify power sequencing (no hot-plug), confirm ByteBlaster programming voltage levels (VPP = 12 V during in-system programming), and observe the PGA-84 socket footprint clearance requirements.

Cotización Contacto
EPM5192GM/883 - 192-Cell MAX 5000 UV PLD, 55ns, CPGA-84 | Altera
EPM5192GM/883

EPM5192GM/883 - 192-Cell MAX 5000 UV PLD, 55ns, CPGA-84 | Altera

The Altera EPM5192GM/883 is a high-density, high-speed ultraviolet-erasable programmable logic device (UV PLD) from the classic MAX 5000 family, packaged in an 84-pin ceramic pin-grid array (CPGA-84) with a quartz window for in-system erasure. According to the manufacturer datasheet family description, it integrates 192 logic macrocells and delivers a maximum pin-to-pin propagation delay of 55 ns, combining the integration density of a gate array with the design flexibility of a UV-erasable PLD. A UV PLD (ultraviolet-erasable programmable logic device) is a non-volatile logic IC whose internal fuse/anti-fuse interconnect matrix can be erased by exposing the die through an integral quartz window to high-intensity UV light, then re-programmed. The MAX 5000 family sits in Altera's hierarchy of EPLDs (erasable programmable logic devices) -> PLDs -> programmable logic -> digital logic ICs -> integrated circuits, and represents the company's first high-density CMOS EPLD architecture. UV PLDs such as the EPM5192GM/883 were widely adopted for low-volume military, aerospace, and industrial control applications where design iteration was required but field reprogrammability had to be non-electronic (immune to accidental erasure and to firmware upset from EMI/ESD). Key differentiating specifications include 192 logic macrocells, 55 ns maximum pin-to-pin delay (Tpd), and 84-pin ceramic PGA packaging. The 883 suffix designates compliance with MIL-STD-883 Class B processing for high-reliability military and aerospace environments. The device is fabricated in CMOS technology, offering low static power consumption relative to the bipolar PAL alternatives of its generation. It provides a register-rich architecture suited to state machines, glue logic, address decoding, and bus-interface functions in mainframe, telecom, and avionics systems. Typical applications include military/aerospace avionics control logic, industrial programmable controllers, address decoding and bus-interface glue logic in legacy mainframe and telecom backplanes, and prototype development for ASIC replacement. Designers select the EPM5192GM/883 when the design must survive MIL-STD-883 environmental stress screening and when in-system reprogramming through the quartz window is acceptable for the deployment scenario. When designing with this device, note that the ceramic CPGA-84 package requires a through-hole socket or PCB with plated-through holes; surface-mount assembly is not supported. Plan for an EPROM eraser (UV source) if field reprogramming is anticipated, and observe the maximum junction temperature and supply-voltage derating curves from the datasheet when operating outside the commercial temperature range. Designers should also evaluate newer MAX 7000/MAX 3000A in-system-programmable (ISP) alternatives when UV-erase capability is not a hard requirement, as those parts eliminate the eraser step. This page synthesizes distributor pricing snapshots, drop-in alternative cross-references from the same EPM5192 family, and practical MIL-STD-883 design notes not consolidated in the manufacturer datasheet alone.

Cotización Contacto
EPM5192GM/883B - 192-Cell UV PLD, 55ns MAX 5000 PGA-84 | Altera
EPM5192GM/883B

EPM5192GM/883B - 192-Cell UV PLD, 55ns MAX 5000 PGA-84 | Altera

The Altera (Intel) EPM5192GM/883B is a 192-cell, 55 ns ultraviolet-erasable programmable logic device (UV PLD) from the legacy MAX 5000 family, supplied in a 84-pin ceramic windowed Pin Grid Array (CPGA-84, also called PGA-84) package and qualified to MIL-STD-883 Class B for high-reliability and military-aerospace programs. A UV-erasable PLD is a non-volatile programmable logic device whose configuration is stored in floating-gate memory cells and erased by exposing the die through a transparent quartz window to short-wave ultraviolet light. PLDs sit beneath FPGAs and CPLDs in the programmable-logic hierarchy; they implement glue logic, state machines, and decoder functions in fixed-OR / programmable-AND arrays. MAX 5000 devices specifically use CMOS EEPROM-style programming cells wrapped in a bipolar-compatible I/O structure, giving them higher density than 22V10-class devices while remaining erasable in-system via UV. Key features include 192 logic macrocells (each combining a programmable AND array, a flip-flop, and an I/O buffer), a pin-to-pin propagation delay of 55 ns at the commercial 5 V VCC specification, and a total of 64 dedicated I/O pins plus dedicated clock, output enable, and clear inputs. The device is fabricated in 1.2 µm CMOS with an on-chip charge pump, eliminating the need for an external high-voltage programming supply. The /883B suffix indicates 883 Method 5004/5005 Class B screening, so the part is qualified to operate across the full military -55 °C to +125 °C temperature range. Typical applications include avionic flight-control interface boards, military ground-vehicle wiring-replacement modules, naval combat-system signal conditioning, and any high-reliability platform where an in-system-reprogrammable UV device is preferred over a one-time-programmable (OTP) or mask-ROM part. The windowed ceramic PGA allows laboratory and field erasure plus re-programming cycles, which is essential for prototype debug on flight hardware. When designing with the EPM5192GM/883B, observe the standard UV-PLD guidelines: maintain a high-frequency ground-return path, keep the ceramic body above a grounded copper pad for thermal relief, and route programming signals to the top side of the board so the device can be socketed and re-erased without depopulation. /883B variants require lot-traceability documentation and ESD precautions per MIL-STD-1686. This page consolidates distributor pricing, same-package drop-in alternatives from the MAX 5000 family, and engineering guidance that is not aggregated on any single distributor or manufacturer datasheet page.

Cotización Contacto
EPM5192GM/8883 - MAX 5000 192-Cell UV PLD 55ns | Altera CPGA-84
EPM5192GM/8883

EPM5192GM/8883 - MAX 5000 192-Cell UV PLD 55ns | Altera CPGA-84

The Altera EPM5192GM/8883 is a high-density, UV-erasable programmable logic device (PLD) from the MAX 5000 family, providing 192 macrocells in a ceramic windowed 84-pin Pin Grid Array (CPGA-84) package. According to the Altera MAX 5000 datasheet, this device delivers pin-to-pin delays as fast as 55 ns with counter frequencies up to 76.9 MHz, 3,750 usable gates, and is fabricated on a 0.75-micron CMOS process optimized for high-speed combinatorial and registered logic implementations. The MAX 5000 family is part of the broader category of programmable logic devices, which sit hierarchically between fixed-function logic ICs and full FPGA/CPLD architectures. A programmable logic device (PLD) is a semiconductor whose logic function is defined after manufacture by the end user, allowing designers to integrate tens to hundreds of SSI/MSI logic gates into a single package. The MAX 5000 series occupies the high-density end of Altera's classical PLD portfolio, offering the highest logic-to-pin ratio of any general-purpose PLD family in its era, with 600 to 3,750 usable gates and JTAG-compatible in-system programmability on most members. The /8883 suffix indicates MIL-STD-883 screening for high-reliability military and aerospace applications. Key features include 192 macrocells, 55 ns maximum propagation delay (tPD), 76.9 MHz maximum counter frequency (fCNT), and a 100% factory-tested CMOS architecture with TTL-compatible I/O. The device supports a 5V nominal VCC operation and provides bidirectional I/O pins with programmable output enable. The ceramic windowed CPGA-84 package allows laboratory UV erasure and reprogramming, ideal for prototype development and low-volume military programs. Typical applications include military and aerospace digital systems, replacement of multiple TTL/CMOS SSI/MSI gate arrays, high-speed state machines, address decoders, bus arbitrators, and counter/divider chains where non-volatility through UV erasure is preferred over OTP. The /8883 MIL-STD-883B screening makes this variant particularly suitable for avionics, missile guidance, and ruggedized industrial control. When designing with the EPM5192GM/8883, note that the ceramic CPGA-84 package requires a through-hole PGA socket or soldered pin array on the PCB. The quartz window enables UV erasure at 12,000 uW-sec/cm² integrated intensity for 30 to 45 minutes, after which the device can be reprogrammed using an Altera PLAD-MAX logic programmer. Designers should provide adequate ESD handling and avoid prolonged direct sunlight exposure that could erase the configuration. Static-sensitive handling precautions per JEDEC JESD625-A are mandatory.

Cotización Contacto
EPM5192GM883B - 192-Macrocell MAX 5000 CPLD, 5V, 84-CPGA | Intel
EPM5192GM883B

EPM5192GM883B - 192-Macrocell MAX 5000 CPLD, 5V, 84-CPGA | Intel

The Intel (formerly Altera) EPM5192GM883B is a high-speed, high-density CMOS EPLD (Erasable Programmable Logic Device) from the MAX 5000 family, organized as 192 macrocells with 7 dedicated inputs and 64 user I/O lines. The /883B suffix indicates MIL-STD-883 Revision B processing for defense and aerospace programs, and it is housed in a square 84-terminal Ceramic Pin Grid Array (CPGA) package measuring 28.45 mm, with a 5V nominal VCC. An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic component that combines the architectural flexibility of a PLD with on-chip macrocell logic. It sits in the broader taxonomy: programmable logic -> CPLD -> EPLD -> PLD -> semiconductor IC. MAX 5000 family devices use UV-erasable EPROM cells to retain configuration, providing instant-on behavior without external boot memory and making them well suited for legacy MIL/aerospace and industrial control designs. Key features of the EPM5192GM883B include a maximum clock frequency of 33.3 MHz, a propagation delay of 55 ns (tpd), and 192 macrocells fabricated in a CMOS process. The CPGA-84 package provides a hermetic ceramic enclosure rated for the extended military temperature range, supporting through-hole PCB mounting with high mechanical reliability. Architecturally, the device uses a classic MAX-style AND/OR programmable array with each macrocell containing a programmable flip-flop, product-term steering, and an I/O control block. The 64 I/O pins are arranged on the CPGA pin grid for balanced routing density. EPROM-based non-volatile storage means the device powers up instantly in the last programmed configuration - critical for avionics and weapons-system hardware where boot-time determinism is mandatory. Typical applications include avionics flight-control interfaces, military communications and signal-conditioning logic, industrial automation controllers, and legacy system retrofits. Engineers typically choose the EPM5192GM883B when a program mandates MIL-STD-883B processing and a hermetic CPGA package. Compared with modern flash-based CPLDs, the device is slower (33.3 MHz / 55 ns) but offers mature, long-life silicon with proven reliability in defense platforms. For new designs the EPM5192GM883B is generally not recommended; consider the pin-compatible MAX 5000 commercial/industrial variants or modern Altera/Intel MAX II or MAX V CPLDs in non-hermetic packages. When retrofitting a board, confirm the existing PCB accepts the CPGA-84 through-hole footprint and that the JTAG/ISP programming toolchain supports legacy MAX 5000 devices. This page consolidates distributor pricing, drop-in /883B and speed-grade alternatives, and practical design notes not found in the original 52-page Altera datasheet alone, giving engineers a single reference for sourcing and second-sourcing decisions.

Cotización Contacto
EPM5192GM883B-2 - 192-Macrocell UV PLD 45ns | Intel / Altera MAX 5000
EPM5192GM883B-2

EPM5192GM883B-2 - 192-Macrocell UV PLD 45ns | Intel / Altera MAX 5000

The Altera (now Intel) EPM5192GM883B-2 is a 192-macrocell UV-erasable Complex Programmable Logic Device (CPLD) from the legacy MAX 5000 family, featuring a 45 ns propagation delay and housed in an 84-pin ceramic Pin Grid Array (CPGA) package. It is built on a 5 V CMOS process and operates over the commercial supply range typical of the MAX 5000 series, with seven dedicated inputs and sixty-four user I/O lines forming the boundary-scan-capable JTAG/I/O subsystem. A CPLD (Complex Programmable Logic Device) is a non-volatile, instantly-on digital logic device that combines multiple PLA-style macrocell blocks on a single chip with a programmable interconnect fabric. In the broader taxonomy, the CPLD sits below FPGAs in density, above discrete 74-series logic in integration, and is typically used for glue logic, bus interfacing, state-machine decoding, and boot-loader bridges where deterministic propagation delay and <100 ns pin-to-pin response matter more than raw gate count. The defining features of the EPM5192GM883B-2 are its 192 macrocells (each containing a programmable AND/OR array and a flip-flop), 45 ns worst-case pin-to-pin propagation delay (-2 speed grade), 33.3 MHz maximum internal clock frequency, and 5 V nominal VCC. The 'GM883' suffix denotes a ceramic CPGA package rated to MIL-STD-883 environmental and reliability conditions, while the '-2' indicates the second (faster) speed bin. Together, these attributes place the part in the high-reliability / military temperature range targeting defense and aerospace programs. Architecturally, the device organizes its 192 macrocells into multiple Logic Array Blocks (LABs) interconnected by a programmable switch matrix, with seven dedicated input pins feeding every LAB to minimize input skew. The 5 V CMOS process yields high noise margin and TTL-compatible I/O, which is essential when the part is used as a 5 V bus bridge in legacy mixed-voltage systems. Typical applications include 5 V bus arbitration logic in VMEbus and MIL-STD-1553 backplanes, military and aerospace control subsystems, legacy peripheral glue for Motorola 68000 and Intel x86 CPU boards, deterministic state-machine controllers, and industrial control where UV-reprogrammability and JAN-qualified packaging are procurement requirements. The 45 ns tPD also makes it suitable for slow-but-deterministic address decoding where an FPGA would be overkill. When designing with this part, note that the 'GM883' CPGA package requires a through-hole PGA socket (PGA-84) and a socket extraction tool; reflow soldering is not an option. Designers must also budget the UV-erase cycle (typically 30-60 minutes of 12,000 uW/cm² UV exposure at 253.7 nm) and provision a top-of-package quartz window in the production enclosure if in-system reprogramming is anticipated. This page consolidates distributor pricing, drop-in equivalents, and application notes for the EPM5192GM883B-2 that go beyond the legacy MAX 5000 datasheet, helping engineers validate long-term availability and source military-grade alternates.

Cotización Contacto
EPM5192IC-1 - 192-Macrocell MAX 5000 PLD | Altera | 5V
EPM5192IC-1

EPM5192IC-1 - 192-Macrocell MAX 5000 PLD | Altera | 5V

The Altera EPM5192IC-1 is a 192-macrocell member of the classic MAX 5000 high-speed, high-density CMOS Erasable Programmable Logic Device (EPLD) family, supplied in an industrial-grade temperature range and a surface-mount J-lead ceramic package. It provides up to 3,750 usable gates, 7 dedicated inputs, and 64 I/O pins, with pin-to-pin propagation delays as fast as 15 ns and internal counter frequencies reaching 76.9 MHz, enabling glue-logic replacement, state-machine consolidation, and bus-interface decoding in legacy 5V systems. An EPLD is a non-volatile, UV-erasable programmable logic device that sits between simple PLAs and modern CPLDs in the programmable logic hierarchy (PLA -> EPLD -> CPLD -> FPGA). The MAX 5000 architecture combines a programmable AND/OR logic array with a flexible macrocell output structure, giving designers more usable logic per pin than older PAL/GAL devices while retaining the deterministic timing of array-based logic. It belongs to the broader semiconductor category of programmable logic devices and is still valued in long-life industrial and aerospace systems where 5V tolerance, predictable timing, and non-volatile configuration are required. Key features include 192 macrocells backed by a global interconnect with predictable delay paths, 0.5 ns interconnect resolution, and per-macrocell registers that can be configured as D, T, JK, or SR flip-flops. Output macrocells support programmable slew rate, open-drain output, and user-defined tri-state control. The device is in-system programmable via a JTAG/IEEE 1149.1 interface and offers built-in boundary-scan testability, with security-bit protection for design confidentiality. Operating from a single 5 V (4.75-5.25 V) supply with a -40C to +85C industrial temperature range, it draws roughly 300 mA Icc at maximum toggle rates. Typical applications include address decoding and wait-state generation in 80C186/80C51/Motorola 68k systems, bus-interface arbitration, state-machine consolidation replacing multiple 74LS/74F devices, and peripheral control logic in embedded computing. The EPM5192IC-1 is also used in industrial control boards, avionics, and military equipment where the -1 speed grade, ceramic J-lead package, and industrial temperature qualification deliver the ruggedness required for harsh environments. When designing with this part, plan the JTAG chain and ISP programming access before laying out the PCB; the JTAG pins (TDI, TDO, TMS, TCK) must be brought to a test header. Decouple VCC with a 0.1 uF ceramic and a 10 uF tantalum capacitor placed within 25 mm of each VCC pin to keep the internal logic-array switching currents from corrupting sensitive analog rails nearby.

Cotización Contacto
EPM5192JC - 192-Macrocell Classic CPLD | Intel / Altera
EPM5192JC

EPM5192JC - 192-Macrocell Classic CPLD | Intel / Altera

The Intel / Altera EPM5192JC is a Classic-series Complex Programmable Logic Device (CPLD) from the EPM5192 family, delivering 192 macrocells organized into 12 Logic Array Blocks (LABs) and interconnected through a Programmable Interconnect Array (PIA), packaged in a 68-pin PLCC (JC) windowed ceramic carrier for UV-erase reprogrammability. It belongs to the broader MAX-class erasable programmable logic family, originally introduced by Altera (now part of Intel) for glue-logic, bus-encoding, and state-machine consolidation in industrial, telecom, and military designs. A CPLD (Complex Programmable Logic Device) is a non-volatile, deterministic-latency programmable logic device that combines multiple PAL-like macrocell blocks on a single die. The hierarchy runs: macrocell -> LAB (Logic Array Block) -> CPLD -> programmable logic -> semiconductor. Compared to FPGAs, CPLDs offer instant-on operation, predictable timing, and high drive strength, making them ideal for system-level glue logic, address decoding, and I/O expansion. The EPM5192JC features 192 macrocells, 12 LABs, and a PIA-based interconnect fabric that delivers consistent pin-to-pin propagation delays across all logic paths. Its UV-erasable windowed ceramic package enables multiple design iterations during prototyping, while the CMOS EPROM-based architecture provides non-volatile configuration retention without an external boot PROM. Programmable I/O architecture supports flexible voltage interfacing. Typical applications include bus-interface bridging, address decoding and chip-select generation in microprocessor systems, state-machine implementation, glue logic for ASIC replacement, and legacy industrial-control retrofits. The EPM5192JC's deterministic timing also suits real-time control loops and synchronous interface adaptation. When designing, consider the propagation delay budget, macrocell utilization per LAB, and I/O standard compatibility. The ceramic JC package is suited for development and military applications where UV reprogrammability is required; for production, plastic JI/JC variants or JTAG-programmed equivalents are typically preferred. This page synthesizes distributor availability, cross-reference alternatives, and practical selection guidance not found in the original Altera datasheet, supporting both new designs and legacy maintenance scenarios.

Cotización Contacto
EPM5192JC-1 - 192-Macrocell UV CPLD, 40ns, 5V | Altera MAX 5000
EPM5192JC-1

EPM5192JC-1 - 192-Macrocell UV CPLD, 40ns, 5V | Altera MAX 5000

The Altera EPM5192JC-1 is a 192-macrocell UV-erasable, One-Time-Programmable (OTP) Complex Programmable Logic Device (CPLD) from the classic MAX 5000 family, housed in an 84-pin Ceramic Quad Flat Pack (CQFP, JEDEC code S-CQCC-J84) and operating from a single 4.75 V to 5.25 V rail with a 40 ns propagation delay and a 62.5 MHz maximum internal toggle frequency. A CPLD (Complex Programmable Logic Device) is a non-volatile, instantly-on programmable logic device that combines multiple macrocells with a centralized AND-Plane/OR-Plane architecture, providing deterministic pin-to-pin timing ideal for glue logic, address decoding, bus interfacing, and state-machine replacement. CPLDs sit below FPGAs in the programmable logic hierarchy (CPLD -> PLD -> programmable logic -> digital IC -> semiconductor) and above discrete 22V10/PAL devices in functional density, offering between 32 and 512 macrocells per chip with predictable timing that does not depend on routing congestion. Key features of the EPM5192JC-1 include 3,750 usable gates, 192 macrocells, 84 user I/O pins, a programmable I/O architecture with per-pin output enable, JTAG-less ISP-friendly configuration via the classic Altera MAX programming interface, and CMOS low-power operation. The ceramic-windowed (J) package supports laboratory UV erasure, while the -1 speed grade delivers 40 ns tPD and 62.5 MHz fMAX over the commercial 0 C to +70 C temperature range. Architecturally, the device uses an EPROM-based macrocell array, which makes the configuration non-volatile and instantly available at power-up without external boot memory - a key advantage over SRAM-based FPGAs in deterministic-startup applications. The wide AND-Plane feeds a shared OR-Plane, and each macrocell contains a programmable flip-flop, XOR control, and a tri-state output buffer with per-pin enable. The 5 V CMOS I/O interfaces directly to TTL logic and to 5 V microprocessors without external level shifters. Typical applications include 5 V microprocessor bus decoding (8086, 68000, Z80 glue logic), peripheral control and address-latch replacement, industrial control and instrumentation, legacy telecom line-card logic, and aerospace/military designs that benefit from the radiation-tolerant ceramic package and the documented MIL-883B process flow. The ceramic J-package is favored in military and space-grade programs where plastic packages are not acceptable. When designing with the EPM5192JC-1, plan for the MAX+PLUS II or legacy MAX+PLUS development flow, allow a 5 V VCC supply with 100 nF/10 uF decoupling near the package, and remember that the ceramic windowed package must be erased under a UV lamp before reprogramming - which is why most production designs migrate to the plastic one-time-programmable (OTP) suffix variants once the design is frozen. This page synthesizes distributor pricing, JTAG/programming-tool information, and same-family MAX 5000 cross-references not found in the original manufacturer datasheet.

Cotización Contacto
EPM5192JC-1N - 192-Macrocell CPLD, 40ns, 84-Pin CQFP | Altera
EPM5192JC-1N

EPM5192JC-1N - 192-Macrocell CPLD, 40ns, 84-Pin CQFP | Altera

The Altera EPM5192JC-1N is a 192-macrocell Complex Programmable Logic Device (CPLD) from the MAX 5000 family, packaged in an 84-pin Ceramic Quad Flat Pack (CQFP, JEDEC JESD-30 code S-CQCC-J84) and specified for industrial-grade CMOS operation at 4.75V to 5.25V. It delivers a pin-to-pin propagation delay of 40 ns and supports clock frequencies up to 62.5 MHz, with 3.75K usable gates, 192 macrocells, 12 Logic Array Blocks (LABs) interconnected by a Programmable Interconnect Array (PIA), 64 user I/O lines, 7 dedicated inputs, and one external clock input. A CPLD (Complex Programmable Logic Device) is a non-volatile, flash- or EPROM/UV-erasable programmable logic device that sits hierarchically below FPGAs in the programmable logic taxonomy: programmable logic -> CPLD/FPGA family -> MAX-class CPLD -> MAX 5000 sub-family. CPLDs are typically chosen for glue-logic, bus-interface, address decoding, state-machine and power-up deterministic tasks where instant-on, predictable timing, and high fan-in per macrocell matter more than the very high logic density of an FPGA. Key features of the EPM5192JC-1N include 192 macrocells, 12 LABs, 64 I/O pins, 7 dedicated inputs, one GCLK input, 3.75K usable gates, 40 ns tPD, 62.5 MHz fMAX, in-system programmability via JTAG, and a 5V CMOS core. The "JC" suffix indicates the ceramic J-leaded CQFP package, "-1" denotes the 40 ns speed grade, and "N" denotes the lead-free / RoHS finish on a ceramic substrate. Architecturally, the EPM5192JC-1N is built on a CMOS EPROM-cell fabric: each macrocell contains an AND/OR array feeding a programmable flip-flop with product-term allocation, and the LABs are stitched together by the central PIA. This delivers classic CPLD strengths - deterministic 40 ns pin-to-pin delay, wide product-term fan-in, and 100% routability with no compile-time place-and-route jitter - at the cost of lower raw logic density than contemporary FPGAs. Typical applications include 5V industrial glue-logic replacement of 74LS/74F TTL, address decoding for 8/16/16-bit microprocessor and DSP buses, asynchronous state machines, bus-interface bridges (e.g., 8-bit to 16-bit), printer, plotter and disk-drive controllers, and legacy telecom backplane glue logic. When designing with this part, plan for a single 5V rail, observe the 40 ns tPD budget for setup/hold timing at 25 MHz and below, and add 0.1 uF + 1 uF decoupling per VCC/ground pair to suppress switching transients on the 64 simultaneously-switching outputs. This page synthesizes distributor pricing, verified drop-in and same-package alternatives drawn from the EPM5192/MAX 5000 family, and practical design notes - including a verified package-pinout check for the 84-pin CQFP - that are not consolidated on the manufacturer datasheet alone.

Cotización Contacto
EPM5192JC-2 - 192-Macrocell UV PLD, 45ns, 84-Pin CQCC | Altera
EPM5192JC-2

EPM5192JC-2 - 192-Macrocell UV PLD, 45ns, 84-Pin CQCC | Altera

The Altera EPM5192JC-2 is a UV-erasable programmable logic device (PLD) from the MAX 5000 family, integrating 192 macrocells organized into 12 Logic Array Blocks (LABs) interconnected by a Programmable Interconnect Array (PIA). Packaged in an 84-pin ceramic CQCC (J-lead) windowed package, the device offers up to 64 user I/O lines with 7 dedicated inputs and 1 external clock input, all routed through the PIA fabric. Key parameters include a 45 ns propagation delay (tPD) and a maximum clock frequency of 40 MHz, with a CMOS process providing low static power consumption. A UV-erasable Programmable Logic Device (UV PLD) is a non-volatile, reprogrammable integrated circuit that stores combinational and sequential logic in EPROM-style memory cells, which the user clears by exposing the die through a quartz window to ultraviolet light. In the broader system taxonomy, UV PLDs sit at the foundation of programmable logic: they preceded modern CPLDs and FPGAs, offering modest logic density, deterministic timing, and instant-on operation. Although newer SRAM-based FPGAs dominate high-density applications, UV PLDs like the EPM5192JC-2 remain valued for low-density glue logic in legacy military, aerospace, and industrial systems where the deterministic timing and one-time-programmed/UV-reprogrammed security model are advantages. Key differentiating features include the 192-macrocell density (one of the largest in the MAX 5000 generation), 84-pin ceramic CQCC package suitable for harsh-environment and military temperature grades, and the UV-erase window enabling prototype iteration cycles. The PIA routing fabric provides predictable interconnect delays, and the device is fully supported by the legacy Altera MAX+PLUS II development environment for schematic, VHDL, and Verilog entry. The EPM5192JC-2 uses an EEPROM/EPROM-style macrocell architecture where each macrocell contains a programmable AND/OR array, a flip-flop, and an output enable control. Combinational logic is realized as sum-of-products terms across the PIA, while sequential logic is captured in dedicated D-flip-flops per macrocell, allowing designers to implement state machines, address decoders, and bus interface logic in a single chip. Typical applications include military and aerospace systems (radar signal processing, avionics bus arbitration), industrial control glue logic, address decoding and interrupt management in VMEbus and Multibus backplanes, legacy system replacement where original MAX 5000 parts are no longer available, and educational or research platforms demonstrating UV-erase programmable logic workflows. The ceramic 84-pin CQCC package supports extended-temperature and Mil-Std-883B screening. When designing with the EPM5192JC-2, verify that the target board layout accepts the ceramic CQCC J-lead package and that designers have access to a UV eraser (typically 254 nm, ~30 minutes at 12 mW/cm²) for reprogramming. Programming requires a compatible EPROM-style PLD programmer and the legacy Altera MAX+PLUS II toolchain. For new designs, consider modern EEPROM-based MAX II or MAX V CPLDs that offer in-system programmability without the UV-erasure step. This page consolidates distributor pricing, legacy stock availability, drop-in alternative MPNs from the MAX 5000 family, and practical design notes that are not present in the original Altera datasheet, making it useful for sustainment engineers maintaining long-lifecycle military and industrial platforms.

Cotización Contacto
EPM5192JC-ES - 192-Macrocell MAX 5000 CPLD, PLCC-84 | Intel / Altera
EPM5192JC-ES

EPM5192JC-ES - 192-Macrocell MAX 5000 CPLD, PLCC-84 | Intel / Altera

The Intel / Altera EPM5192JC-ES is a 192-macrocell Complex Programmable Logic Device (CPLD) from the classic MAX 5000 family, packaged in an 84-terminal PLCC (JEDEC S-CQCC-J84, J-lead ceramic chip carrier) suitable for surface mounting. The device integrates 12 Logic Array Blocks (LABs) interconnected via a Programmable Interconnect Array (PIA), delivering high-speed, high-density programmable logic in a footprint that has been a workhorse of telecom, industrial control, and military designs for more than two decades. A CPLD (Complex Programmable Logic Device) is a non-volatile, flash- or EPROM-based programmable logic device that combines the simplicity of PAL/GAL architecture with the density of an FPGA. It belongs to the broader hierarchy of programmable logic ICs, sitting between simple SPLDs and high-density FPGAs. CPLDs are typically chosen for glue logic, bus interfacing, state-machine control, and fast deterministic I/O tasks where predictable timing, instant-on behavior, and high drive strength matter more than raw gate count. The MAX 5000 family represents the second-generation Altera CPLD architecture with enhanced routing density and improved speed-power trade-offs. Key features of the EPM5192JC-ES include 192 macrocells, 12 LABs connected by a global PIA, EPROM-based configuration memory (one-time programmable), CMOS technology, and a J-lead PLCC-84 ceramic package rated for industrial and military operating conditions. The ES suffix indicates an enhanced specification screening level, typically indicating an industrial or military temperature range. The ceramic PLCC-84 package provides robust mechanical reliability for harsh environments and is hermetically compatible with legacy sockets. From an architecture standpoint, the EPM5192 family is a UV-erasable, EPROM-based CPLD with non-volatile configuration retained without external memory. Logic is implemented through a macrocell fabric of product-term arrays feeding a configurable register, and signals are routed through the central PIA to provide uniform, predictable delays regardless of placement. This deterministic timing is one of the key reasons MAX 5000 CPLDs remain in long-lifecycle military and industrial platforms. Typical applications include industrial control logic, telecommunications interface glue, military and avionics systems, parallel bus arbitration, address decoding for microprocessors, and state-machine-driven I/O expansion. The ceramic 84-pin PLCC package also makes this part well suited to legacy retrofits and defense systems requiring hermetic packaging. When designing with this part, ensure your programmer supports the MAX 5000 family (e.g., Altera/Intel MAX+PLUS II or a compatible third-party programmer). The ES-grade temperature specifier should be cross-checked against the specific sub-variant ordering code, and ceramic PLCC sockets should be used for prototyping to allow device erasure and replacement. This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found in the manufacturer datasheet alone.

Cotización Contacto
EPM5192JC1 - MAX 5000 CPLD 192-Macrocell 5V 62.5MHz | Intel
EPM5192JC1

EPM5192JC1 - MAX 5000 CPLD 192-Macrocell 5V 62.5MHz | Intel

The Intel (formerly Altera) EPM5192JC1 is a high-density, UV-erasable CMOS Complex Programmable Logic Device (CPLD) from the MAX 5000 family, providing 3,750 usable gates and 192 macrocells in a 5 V pin-compatible architecture. It is packaged in a 68-pin ceramic J-lead CERQUAD (windowed) configuration per the MAX 5000 family datasheet, and operates from a single 5 V supply with 192 logic macrocells organized as 24 LABs of 8 macrocells each. What is a CPLD? A Complex Programmable Logic Device is a non-volatile programmable logic IC that combines multiple PAL-like AND/OR array blocks on a single chip, retaining its configuration without external memory. CPLDs sit hierarchically below FPGAs and above simple PLDs/GALs in the programmable-logic taxonomy, and are widely used as 'glue logic' to implement bus decoding, state machines, address mapping, and high-speed control logic where deterministic propagation delay and instant-on behavior are required. Key features of the EPM5192JC1 include 192 macrocells, 3,750 usable gates, 100% TTL-compatible I/O, 62.5 MHz maximum operating frequency, and a typical propagation delay of 25 ns per macrocell. It supports in-system programming via the JTAG-compatible Altera programming interface and includes user-programmable I/O architecture. The device is fabricated in 0.5 µm CMOS with EPROM cells, making it UV-erasable and one-time-programmable for windowed packages. The MAX 5000 architecture uses a Programmable Logic Array (PLA) structure with each macrocell containing a programmable AND array followed by an OR/Exclusive-OR gate and a configurable flip-flop. This gives every macrocell identical timing, simplifying static-timing closure and enabling deterministic worst-case delay analysis - a defining advantage over early FPGAs. Typical applications include address decoding for x86 microprocessor systems, bus interface logic (ISA/PCI bridges), peripheral controllers in industrial machines, state-machine controllers, and glue logic in telecom switching equipment. Engineers select the EPM5192JC1 when deterministic timing and instant-on behavior matter more than raw logic density. Designers should note that this part is in the MAX 5000 family and operates from a 5 V supply only - it is not 3.3 V tolerant on I/O. Programming requires either the original Altera programming hardware with a parallel-port JTAG dongle or a third-party programmer supporting the MAX 5xxx protocol; legacy software is Altera MAX+PLUS II (legacy) rather than modern Quartus. This page synthesizes distributor pricing, drop-in alternatives from the same MAX 5000 family, and practical design notes for legacy-system support not consolidated on the original Altera datasheet PDFs.

Cotización Contacto
EPM5192JC2 - 192-Macrocell MAX 5000 CPLD, 45ns, PLCC-68 | Intel / Altera
EPM5192JC2

EPM5192JC2 - 192-Macrocell MAX 5000 CPLD, 45ns, PLCC-68 | Intel / Altera

The Intel / Altera EPM5192JC2 is a high-density, high-speed Complex Programmable Logic Device (CPLD) from the MAX 5000 family, integrating 192 macrocells and 12 Logic Array Blocks (LABs) interconnected through a Programmable Interconnect Array (PIA). It is housed in a 68-pin Plastic Leaded Chip Carrier (PLCC-68, package code "JC") and operates at a maximum clock frequency of 50 MHz with a pin-to-pin propagation delay (tPD) of 45 ns, identified by speed grade "-2". A Complex Programmable Logic Device (CPLD) is a non-volatile, flash- or EPROM/UV-erasable logic device that combines multiple PAL/GAL-like macrocells with a centralized interconnect matrix. In the system hierarchy, a CPLD sits between simple SPLDs (PAL/GAL) and large FPGAs: it offers deterministic timing, instant-on behavior, and a single-chip solution for glue logic, bus decoding, state machines, and address mapping. The MAX 5000 family was Altera's second-generation high-density CPLD line, fabricated in CMOS, and is widely regarded as one of the workhorse eras of 5-V programmable logic. Key features of the EPM5192JC2 include 192 macrocells (equivalent to roughly 6000 usable gates), 12 LABs, a Programmable Interconnect Array, one dedicated global clock input with shared input/clock capability on user I/O pins, support for up to 64 user I/O lines plus dedicated inputs, and CMOS process technology. The "-2" speed grade denotes the faster bin within the EPM5192 family (45 ns tPD vs 55 ns for the un-suffixed part). Programming is performed via a JTAG-style or dedicated Altera programming interface using a Master Programmer or ByteBlaster, with UV-erase versions requiring a quartz window for reprogramming. Architecturally, each macrocell contains a programmable AND/OR array feeding a flip-flop with selectable polarity, and the LABs are stitched together by the PIA for predictable, fixed-delay signal routing. This deterministic timing model is the defining advantage of CPLDs over SRAM-based FPGAs and is the reason MAX 5000 parts remain in service for legacy industrial, telecom, and military systems where predictable propagation delay and instant-on power-up are mandatory. Typical applications include bus-interface and address-decoding glue logic in 5-V VME/PCI backplanes, state-machine controllers in industrial PLCs, peripheral-interface adapters (Centronics, SCSI, GPIB), and replacement of multiple discrete PAL/GAL devices to reduce board area. The PLCC-68 package is socket-compatible with standard PLCC sockets, simplifying field replacement and production programming. When designing with this part, note that the MAX 5000 family uses 5-V tolerant I/O on most variants and consumes higher quiescent current than later MAX 7000/MAX II devices; for new designs engineers are generally steered toward MAX II or MAX V, but the EPM5192JC2 remains the correct choice for maintaining installed-base equipment. This page synthesizes distributor pricing, family-wide drop-in alternatives drawn from the Altera MAX 5000 lineup, and practical design notes not collated in the original datasheet.

Cotización Contacto
EPM5192JC68 - MAX 5000 192-Macrocell EPLD | Altera | 68-Pin J-Lead
EPM5192JC68

EPM5192JC68 - MAX 5000 192-Macrocell EPLD | Altera | 68-Pin J-Lead

The Altera EPM5192JC68 is a 192-macrocell high-density, high-speed EPLD (Erasable Programmable Logic Device) from the classic MAX 5000 family, housed in a 68-pin PLCC (J-Lead) package. It provides non-volatile CMOS erasable programmable logic with 192 logic macrocells, 12 dedicated input pins, and 4 JTAG/I/O pins for a total of 76 user I/O pins, and is specified for commercial 0C to 70C operation. What is an EPLD? An EPLD (Erasable Programmable Logic Device) is a non-volatile programmable logic device that combines the architecture of a traditional PLD with the density of early FPGAs. The MAX 5000 family sits at the bottom of the programmable-logic hierarchy: macrocell -> EPLD -> CPLD family -> programmable logic -> semiconductor. EPLDs retain configuration in on-chip UV-erasable EPROM, allowing repeated reprogramming during development, and combine AND/OR array logic with a flexible interconnect matrix for glue-logic, state-machine, and bus-interface applications. Key features include 192 macrocells, a programmable interconnect array, 4 dedicated clock inputs, 16 expander product terms for shared logic, and a pin-compatible migration path to the higher-density MAX 7000 family. The device is in-system programmable via the Altera MAX+PLUS II / Quartus legacy toolchain, with JTAG-style boundary-scan test support. The J-Lead PLCC-68 socket-compatible footprint allows easy prototyping on standard 68-pin PLCC sockets. The EPM5192JC68 implements a second-generation MAX architecture with a programmable logic array feeding 192 macrocell blocks, each containing a programmable flip-flop and a configurable sum-of-products array. CMOS EPROM configuration cells provide non-volatile storage and high-density integration, achieving deterministic 35 ns pin-to-pin logic delays with predictable timing independent of routing. Typical applications include legacy bus-interface glue logic, address decoding, state-machine controllers, and pin-compatible upgrades for older discrete-74LS logic boards. Industrial process controllers and telecom backplane glue logic are common end uses. Aerospace, defense, and long-lifecycle programs continue to specify this part for proven reliability. When designing, confirm the 68-pin J-Lead socket (PLCC-68) is available and provide clean +5V power with proper decoupling. Note that this part is mature; new designs should validate long-term supply availability through franchised distributors. This page synthesizes distributor pricing, legacy cross-references, and design notes that go beyond the original Altera datasheet to assist engineers maintaining or repairing MAX 5000 designs.

Cotización Contacto
EPM5192JC84-1 - 192-Macrocell UV CPLD, 40ns | Altera
EPM5192JC84-1

EPM5192JC84-1 - 192-Macrocell UV CPLD, 40ns | Altera

The Altera EPM5192JC84-1 is a 192-macrocell UV-erasable/OTP Complex Programmable Logic Device (CPLD) from the legacy MAX 5000 family, packaged in an 84-terminal Ceramic Chip Carrier (CQCC84/J84) and specified for a commercial operating grade. According to the EPM5192 family datasheet, it offers a worst-case propagation delay of 40 ns, 192 logic macrocells, and operates from a single 4.75 V to 5.25 V supply, delivering the high-density, high-speed glue-logic integration that defined the MAX 5000 series. A CPLD (Complex Programmable Logic Device) is a non-volatile, instant-on programmable logic device built from multiple PAL-like macrocell blocks interconnected by a central programmable switch matrix. CPLDs sit in the broader taxonomy of programmable logic devices alongside SPLDs, FPGAs, and PALs, offering deterministic timing, predictable I/O behavior, and zero-configuration power-up that make them ideal for address decoding, bus interfacing, state-machine control, and peripheral bridging functions. Key features of the EPM5192JC84-1 include 192 macrocells of logic capacity, 40 ns worst-case pin-to-pin propagation delay, a wide 5 V ±5 % supply tolerance, and an 84-terminal J-lead ceramic surface-mount package with high-reliability thermal characteristics. CMOS EPROM-based configuration cells provide one-time-programmable (OTP) operation in production, while the UV window variant supports laboratory and prototype erasure. The architecture delivers combinational and registered logic with programmable interconnect, allowing designers to consolidate multiple 74-series MSI/SSI packages into a single device. Architecturally, the device is built on Altera's CMOS EPROM process with a classic AND-OR array feeding individual product-term allocators per macrocell, a structure that yields deterministic, data-sheet-guaranteed timing independent of routing congestion. Because the configuration is stored in non-volatile EPROM cells, the EPM5192JC84-1 functions as a true instant-on logic device with no boot PROM or in-system programming controller required. Typical applications include legacy 5 V address decoding, glue logic between microprocessors and peripherals, asynchronous state machines, and bus-interface adapters in industrial and instrumentation equipment. When designing with this part, note that ceramic CQCC84 packages are surface-mountable but require careful thermal profiling and that the UV-erasable variant must be exposed to UV light for ~20 minutes before reprogramming.

Cotización Contacto
EPM5192JI - 192 Macrocell MAX 5000 EPLD | Altera | 84-Pin PLCC
EPM5192JI

EPM5192JI - 192 Macrocell MAX 5000 EPLD | Altera | 84-Pin PLCC

The Altera EPM5192JI is a 192-macrocell high-speed, high-density UV-erasable CMOS Programmable Logic Device (PLD) from the MAX 5000 family, housed in an 84-pin PLCC package and operating from a single 4.75V to 5.25V supply with a nominal 5V rail. According to the Altera EPM5192 datasheet, the device provides 192 macrocells, 64 user I/O lines, and 7 dedicated inputs organized into 12 interconnected Logic Array Blocks (LABs), giving a per-macrocell propagation delay of approximately 55ns and a toggle frequency in the tens-of-MHz range typical of the MAX 5000 generation. A UV-erasable CMOS EPLD is a type of Erasable Programmable Logic Device built on a non-volatile EPROM cell technology that can be erased by exposing the package window to ultraviolet light. EPLDs sit in the broader hierarchy: programmable logic > PLD > EPLD > CMOS EPLD, and the MAX 5000 family was Altera's high-density generation of the early-to-mid 1990s, positioned between simple PALs and the later, more capable MAX 7000/MAX 9000 families. The EPM5192JI is intended for glue-logic integration, decoder/encoder consolidation, and state-machine replacement in industrial and telecom equipment. Key features include 192 macrocells, 12 LABs, 64 bidirectional I/O pins, 7 dedicated inputs, 55ns pin-to-pin propagation delay (tpd), and 100% PCI-compliant bus interfaces for 5V systems. The architecture uses a programmable AND/OR array feeding each macrocell, with per-macrocell flip-flops, individually-programmable I/O architecture, and JTAG-less in-system programmability through the older MAX 5000 programming algorithm. The device is fabricated in a 5V CMOS EPROM process that requires a windowed ceramic package (the JI suffix indicates a windowed PLCC) for erasure. Typical applications include 5V PCI bus interfaces, glue-logic consolidation, custom state machines, address decoding for microprocessor systems, and bus-width adaptation in industrial controllers. The wide fan-in and shared LAB expander pools give predictable timing suitable for synchronous control logic. When designing with the EPM5192JI, leave adequate clearance around the package window for UV erasure (windowed parts only) and respect the 4.75V-5.25V supply tolerance specified in the Altera datasheet to avoid programming-margin issues during ISP.

Cotización Contacto