EPC1441PS8 vs EPC144PI8 Comparación

Comparación detallada lado a lado de EPC1441PS8 por Intel y EPC144PI8 por Intel. Compare las especificaciones clave, los parámetros eléctricos, el encapsulado, el estado del ciclo de vida, los precios y la disponibilidad para determinar el mejor componente para los requisitos de su diseño.

Comparación de especificaciones

Parámetro EPC1441PS8 EPC144PI8
Marca Intel Intel
Categoría Memory ICs FPGA & CPLD
Estado del ciclo de vida NRND NRND
Estado del stock In Stock In Stock
Precio unitario (USD) $3,32 $7,25
Product Type Enhanced Configuration PROM (serial configuration memory) —
Tipo de memoria One-Time-Programmable Flash OTP Serial Configuration EPROM (UV-erasable package option available)
Memory Density 440 Kbit 144 Kbit (144,096 bits)
Interfaz 4-pin serial (nCS, OE, DATA, DCLK) 4-wire serial (DCLK, DATA, nCS, nINIT_STATUS)
Tensión de alimentación 3.3 V typical (compatible with Altera FPGAs) —
Compatible FPGA Families APEX II, APEX 20K (including 20K, 20KC, 20KE), Mercury, ACEX 1K, FLEX 6000, FLEX 10KE, FLEX 10KA —
Encapsulado SOIC-8 (PS8, 150-mil body) PDIP-8 (300 mil)
Tipo de montaje Surface Mount Through-hole (THT)
Configuration Controller Built-in (handles address counter, oscillator, tri-state DATA) —
Output Driver Tri-state on DATA pin —
Configuration Speed Higher DCLK rates vs legacy EPC PROMs (per Altera datasheet) —
DC Input Absolute Min -0.3 V (with -2.0 V undershoot tolerance < 20 ns) —
DC Input Absolute Max 7.0 V (with overshoot tolerance < 20 ns) —
Rango de temperatura de funcionamiento [DATA_NEEDED: operating temperature range] —
Estado RoHS unknown [DATA_NEEDED: RoHS compliance]
Programmability OTP (one-time-programmable) One-Time Programmable (OTP) per bitstream; UV-erasable window package variant also exists
Configuration Clock (max) — [DATA_NEEDED: DCLK maximum frequency]
Supply Voltage VCC — [DATA_NEEDED: VCC operating range]
Temperatura de funcionamiento — -40C to +85C (industrial, 'I' suffix)
Recuento de pines — 8
Process Technology — CMOS EPROM (1.8 V core option per suffix '8')
Target FPGA Compatibility — Altera FLEX 6000, FLEX 8000, FLEX 10K, APEX 20K (legacy)
Lead-Free — [DATA_NEEDED: lead-free status]
Nivel MSL — Not applicable (through-hole)
nINIT_STATUS Output — Open-drain, active-low (per datasheet family convention)
Power-On Reset — Internal automatic (per datasheet family convention)

Hojas de datos y recursos

Examinar todos los productos Crear BOM Solicitar cotización