EPM3256AFC256-7 vs EPM3128AFI256-10N Comparación
Comparación detallada lado a lado de EPM3256AFC256-7 por Altera y EPM3128AFI256-10N por Altera. Compare las especificaciones clave, los parámetros eléctricos, el encapsulado, el estado del ciclo de vida, los precios y la disponibilidad para determinar el mejor componente para los requisitos de su diseño.
Comparación de especificaciones
| Parámetro | EPM3256AFC256-7 | EPM3128AFI256-10N |
|---|---|---|
| Marca | Altera | Altera |
| Categoría | FPGA & CPLD | FPGA & CPLD |
| Estado del ciclo de vida | Obsolete | Activo |
| Estado del stock | In Stock | In Stock |
| Precio unitario (USD) | $12,10 | $9,75 |
| Family | MAX 3000A | MAX 3000A |
| Device Type | CPLD (Complex Programmable Logic Device) | — |
| Macro Cells | 256 | 128 |
| Logic Array Blocks (LABs) | 16 | — |
| Usable Gates | 10,000 | — |
| User I/Os | 161 | 98 |
| Pin-to-Pin Logic Delay | 4.5 ns (max) | — |
| Counter Frequency | 227.3 MHz (max) | — |
| Propagation Delay (tpd) | 10 ns | — |
| Core Voltage | 3.3 V | — |
| I/O Compatibility | 5.0 V / 3.3 V / 2.5 V (MultiVolt I/O) | 5.0 V, 3.3 V, 2.5 V (MultiVolt) |
| Process Technology | CMOS EEPROM, 0.30 µm | — |
| In-System Programmability | IEEE Std. 1532-compliant 3.3-V ISP | Yes (JTAG / IEEE 1149.1) |
| Boundary-Scan Test | JTAG (IEEE 1149.1) | — |
| Encapsulado | FBGA-256 (FineLine BGA), 256 balls | 256-ball FineLine BGA (FBGA-256) |
| Temperatura de funcionamiento | 0 °C to 70 °C (Commercial) | -40C to +85C (industrial, per 'I' suffix) |
| Speed Grade | -7 | -10 (10 ns pin-to-pin) |
| Estado RoHS | [DATA_NEEDED: RoHS compliance status] | Compliant |
| Logic Density | — | 2.5K gates |
| Propagation Delay (tPD) | — | 10 ns |
| Counter Frequency (max) | — | 227.3 MHz |
| Logic Family | — | CMOS, EEPROM-based |
| Supply Voltage (Core) | — | 3.3 V |
| Recuento de pines | — | 256 |
| Configuration Memory | — | EEPROM (non-volatile) |
| PCI Compliance | — | PCI Local Bus Spec Rev 2.2 |