EPM9320BC356-15 vs EPM9320GC280-15 Comparación
Comparación detallada lado a lado de EPM9320BC356-15 por Altera y EPM9320GC280-15 por Altera. Compare las especificaciones clave, los parámetros eléctricos, el encapsulado, el estado del ciclo de vida, los precios y la disponibilidad para determinar el mejor componente para los requisitos de su diseño.
Altera
EPM9320GC280-15 - 320-Macrocell MAX 9000 CPLD, 15ns, CPGA-280 | Altera
EPM9320GC280-15 ObsoleteComparación de especificaciones
| Parámetro | EPM9320BC356-15 | EPM9320GC280-15 |
|---|---|---|
| Marca | Altera | Altera |
| Categoría | FPGA & CPLD | FPGA & CPLD |
| Estado del ciclo de vida | NRND | Obsolete |
| Estado del stock | In Stock | In Stock |
| Precio unitario (USD) | $31,20 | $92,50 |
| Family | MAX 9000 | MAX 9000 (EPM9320) |
| Device Type | CPLD (Complex Programmable Logic Device) | CPLD - Complex Programmable Logic Device |
| Architecture | Multiple Array MatriX (MAX) - third generation | CMOS EEPROM-based, Multiple Array MatriX (MAX) |
| Macrocells | 320 | 320 |
| Pin-to-Pin Delay (max) | 15 ns | — |
| Process Technology | CMOS EEPROM | — |
| Supply Voltage (VCC) | 4.75 V to 5.25 V (5.0 V typical) | 4.75 V to 5.25 V |
| In-System Programmability | Yes (5.0-V ISP via JTAG) | — |
| JTAG Interface | IEEE Std. 1149.1 compliant | — |
| Encapsulado | 356-ball LBGA (BGA-356, 35x35 mm) | 280-pin Ceramic Pin Grid Array (CPGA-280) |
| Tipo de montaje | Surface Mount | Through-hole (PGA socket) |
| Programmable Type | In System Programmable | — |
| Operating Temperature Grade | Commercial | — |
| Estado RoHS | [DATA_NEEDED: RoHS compliance status] | ROHS3 compliant (per fpgalink listing) |
| Lead-Free | [DATA_NEEDED: lead-free status] | — |
| Usable Gates | — | 6,000 |
| Logic Array Blocks (LABs) | — | 20 (16 macrocells per LAB) |
| Pin-to-Pin Propagation Delay | — | 15 ns |
| Maximum Internal Frequency | — | 117.6 MHz |
| Maximum User I/O Pins | — | 164 |
| I/O Voltage Levels | — | 3.3 V or 5 V (configurable) |
| Programmability | — | 5.0-V in-system programmable (ISP) via IEEE 1149.1 JTAG |
| Temperatura de funcionamiento | — | 0 C to +70 C (commercial) |
| Nivel MSL | — | 3 (168 hours) |
| Technology Node | — | CMOS EEPROM, third-generation MAX |