Broadcom

BCM56992B0KFLGG - 25.6Tb/s 400GbE Switch IC | Broadcom

N.º de pieza: BCM56992B0KFLGG ✓ Activo
En stock Se envía en 1-3 días hábiles
FCBGA Package
Contacto para consultar precios
MOQ: 1 |
Precio actualizado: 2026-10-20
Precios por volumen
Cant. Precio unitario Total
1 $0 $0,00
10 $0 $0,00
100 $0 $0,00
500 $0 $0,00
1.000 $0 $0,00
ℹ️ Todos los precios están en USD

BCM56992B0KFLGG Descripción general

The Broadcom BCM56992B0KFLGG is a StrataXGS Tomahawk 4 series Ethernet multilayer switch chip delivering 25.6 Tb/s of switching capacity across 64 ports of 400GbE, housed in a high-density FCBGA package. It integrates 50G PAM4 SerDes technology, L2/L3 multilayer forwarding, and data-center-grade telemetry in a single device.

An Ethernet switch fabric IC is the core forwarding engine of a network switch: it terminates high-speed SerDes lanes from optical modules or copper PHYs, buffers packets in deep on-chip memory, and performs lookup, classification, and rewrite operations at line rate. In the network hierarchy, it sits above PHY and retimer devices and below the host CPU and software stack (e.g., SONiC, Linux switchdev), forming the packet-processing heart of data center switching platforms.

Key features include 64x400GbE or 128x200GbE port configurations, 25.6 Tb/s aggregate bandwidth, 50G PAM4 SerDes lanes for direct connection to 400G DR4/FR4 optics, hardware L2 learning, L3 routing (IPv4/IPv6), ACLs, ECMP, VXLAN overlay support, and advanced telemetry for congestion and latency monitoring. The Tomahawk 4 generation targets hyperscale cloud and AI/ML cluster fabrics where radix and bandwidth density are decisive.

Architecturally, the BCM56992B0KFLGG belongs to Broadcom's StrataXGS family, known for scalability, flexibility, and advanced feature integration. The 50G PAM4 SerDes interface doubles lane bandwidth over NRZ 25G designs, allowing 400GbE ports on 8 lanes and reducing PCB layer count and connector cost. Shared packet buffer memory and programmable pipeline stages enable flexible protocol handling without external co-processors.

Typical applications include top-of-rack (ToR) and spine switches for hyperscale data centers, AI/ML training cluster leaf-spine fabrics, enterprise core switching platforms, and white-box switch designs running NOS software such as SONiC. High radix and 400GbE density make it well matched to 400G uplink aggregation.

Design considerations center on thermal and signal integrity: the FCBGA package requires a carefully engineered heatsink, high-layer-count PCB, and disciplined 50G PAM4 breakout routing. Verify SerDes reach and PCB stackup against Broadcom reference designs before layout release.

This page synthesizes distributor availability data, Tomahawk 4 architecture context, and practical design guidance not found in a single datasheet, helping engineers evaluate the BCM56992B0KFLGG against family variants for 400GbE switch designs.

Alternativas directas para BCM56992B0KFLGG — mismo encapsulado, compatible pin a pin. Se excluyen las piezas de otro encapsulado que requieren retrabajo de la PCB.

Herramienta de comparación rápida — seleccione piezas alternativas para compararlas lado a lado:

No hay alternativas directas disponibles para este producto.

Solicitar alternativas

BCM56992B0KFLGG Valores máximos y características eléctricas

Product Family StrataXGS Tomahawk 4
Switching Capacity 25.6 Tb/s
Max Port Configuration 64 x 400GbE
Alternative Port Configurations 128 x 200GbE, 256 x 100GbE
SerDes Technology 50G PAM4
Forwarding Layers L2 / L3 multilayer (IPv4/IPv6)
Package Type FCBGA
Overlay Support VXLAN / NVGRE tunneling
Telemetry Hardware congestion and latency telemetry
Target Applications Data center, enterprise networking, AI/ML cluster fabrics
Tipo de montaje Surface Mount (BGA)

Guía de configuración de pines de BCM56992B0KFLGG fcbga

Configuración de pines para BCM56992B0KFLGG (encapsulado fcbga). Este componente analógico presenta pines de entrada, salida y alimentación. Consulte la hoja de datos del fabricante para conocer las configuraciones de los pines de ajuste de offset, compensación y habilitación. Ideal para circuitos de acondicionamiento de señal y amplificadores.

Diagrama de patillaje del encapsulado fcbga para BCM56992B0KFLGG

No hay datos detallados de patillaje disponibles para BCM56992B0KFLGG.

Consulte la hoja de datos para ver la configuración completa de patillas.

Aplicaciones típicas

BCM56992B0KFLGG es adecuado para 6 aplicacións: Hyperscale Data Center Spine Switch, AI/ML Training Cluster Leaf-Spine Fabric, Enterprise Core and Aggregation Switching, White-Box Switch Platform (SONiC), 400G Data Center Interconnect (DCI) Gateway, Test and Measurement / Fabric Validation Systems.

🖥️

Hyperscale Data Center Spine Switch

The BCM56992B0KFLGG fits spine switching because 25.6 Tb/s and 64 x 400GbE provide the radix needed to interconnect dozens of leaf switches without oversubscription. Its 50G PAM4 SerDes connects directly to 400G DR4/FR4 optics, removing external PHYs and lowering system cost, while hardware ECMP spreads traffic across parallel leaf paths at line rate. In a spine role, the device performs L3 routing for the fabric underlay and VXLAN gateway functions where overlays terminate. Performance consideration: spine configurations exercise nearly all SerDes lanes simultaneously, so PCB stackup, connector selection, and airflow must follow the Broadcom reference design to hold PAM4 link margin and keep junction temperature within spec at full 25.6 Tb/s utilization.

🧩

AI/ML Training Cluster Leaf-Spine Fabric

AI/ML training jobs generate massive east-west all-reduce traffic, and the BCM56992B0KFLGG addresses this with 64 x 400GbE ports, deep buffering, and hardware congestion telemetry that feeds adaptive routing in the NOS. Third-party technical guides (aichiplink, Dec 2025) specifically identify this Tomahawk 4 device as an engine for 400GbE AI cluster designs with SONiC integration. In leaf roles, each port typically terminates a 400G optic to a GPU server group or spine; ECMP and telemetry-driven load balancing keep long-lived RDMA/NCCL flows from hot-spotting links. Design consideration: lossless behavior depends on end-to-end priority flow control and ECN configuration in the pipeline, so fabric QoS tuning is as important as raw bandwidth when sizing the cluster's bisection bandwidth.

🌐

Enterprise Core and Aggregation Switching

Enterprise campus cores need high-radix 100G/400G aggregation with full L3 feature depth, which the BCM56992B0KFLGG provides through hardware IPv4/IPv6 routing, ACLs, VXLAN overlay termination for SD-Access fabrics, and MPLS-ready StrataXGS pipeline features. The 25.6 Tb/s capacity supports collapsed core designs serving many wiring closets without oversubscription, and 50G PAM4 SerDes allows cost-effective 400G uplinks over campus-qualified optics. Unlike data-center-only devices, the StrataXGS software ecosystem supplies the mature feature set enterprise platforms require. Performance consideration: enterprise deployments value power efficiency at partial utilization, so platform vendors should validate power and thermals at realistic traffic loads, not only worst case, when sizing chassis airflow and power supplies.

🖥️

White-Box Switch Platform (SONiC)

White-box and brite-box switch vendors build ODM platforms around the BCM56992B0KFLGG because Broadcom supplies SAI-compatible SDK support enabling SONiC and other open NOS stacks. The 64 x 400GbE port map matches common ODM 64x400G board designs, and hardware telemetry exposes queue and latency counters that SONiC's telemetry framework consumes directly. For hyperscalers, this decouples hardware procurement from NOS licensing and enables rapid software iteration. Performance consideration: platform qualification is tied to a specific Broadcom SDK branch and SONiC release, not the silicon alone, so white-box teams must lock an SDK/SONiC version pair early in the program and verify device ID support before board bring-up to avoid firmware compatibility surprises late in development.

🌐

400G Data Center Interconnect (DCI) Gateway

At the data center edge, the BCM56992B0KFLGG serves as a high-capacity gateway that aggregates east-west traffic and hands off to 400G ZR/ZR+ coherent DCI optics. Its 25.6 Tb/s fabric absorbs bursty inter-site replication and backup traffic, while VXLAN termination lets overlay tenants extend across sites transparently. ACL and telemetry hardware supports tenant isolation and flow-level performance monitoring at the handoff point. In this role only a subset of SerDes lanes drives the DCI uplinks, leaving headroom for future bandwidth growth without a forklift upgrade. Design consideration: validate the SerDes channel budget from switch ball through the board and module cage for the specific 400G optic type, since PAM4 margin is the dominant risk in DCI gateway layouts.

🔧

Test and Measurement / Fabric Validation Systems

Network test equipment makers use the BCM56992B0KFLGG as a packet generation and capture fabric because 64 x 400GbE ports and deterministic hardware forwarding allow dense traffic generation, latency measurement, and capture aggregation in a single chassis. The programmable StrataXGS pipeline supports custom frame manipulation, checksum offload, and timestamping suitable for RFC 2544/2889-style benchmarking at 400G rates, which would otherwise require many discrete test appliances. Hardware telemetry gives test software per-queue visibility during congestion testing. Performance consideration: measurement systems must account for the device's fixed pipeline latency and any cut-through/store-and-forward mode differences, calibrating results against a known reference so reported latency figures isolate the device under test rather than the switch fabric itself.

Resumen de productos recomendados

BCM84891 Quad 400GbE PAM4 PHY for backplane/optical reach extension Se usa en: Hyperscale Data Center Spine Switch, AI/ML Training Cluster Leaf-Spine Fabric, Enterprise Core and Aggregation Switching, White-Box Switch Platform (SONiC), 400G Data Center Interconnect (DCI) Gateway, Test and Measurement / Fabric Validation Systems BCM56880 Tomahawk 3 ToR switch pairing in same rack fabric Se usa en: Hyperscale Data Center Spine Switch, White-Box Switch Platform (SONiC) BCM56990B0KFLGG Broadcom Se usa en: AI/ML Training Cluster Leaf-Spine Fabric BCM53161 Edge/access switch companion in same network Se usa en: Enterprise Core and Aggregation Switching USB2517I-JZX-TR Microchip Technology Se usa en: 400G Data Center Interconnect (DCI) Gateway MCIMX6G2CVM05AB NXP Semiconductors Se usa en: Test and Measurement / Fabric Validation Systems
What is the BCM56992B0KFLGG?
The Broadcom BCM56992B0KFLGG is a StrataXGS Tomahawk 4 Ethernet multilayer switch chip providing 25.6 Tb/s of switching capacity with up to 64 ports of 400GbE. Per Broadcom product documentation and distributor listings (Makat, Chipsmall), it integrates 50G PAM4 SerDes, L2/L3 forwarding, and VXLAN overlay support in an FCBGA package. It targets hyperscale data center, enterprise core, and AI/ML cluster switch platforms where maximum bandwidth density and port radix are required.
How many 400GbE ports does the BCM56992B0KFLGG support?
The BCM56992B0KFLGG supports up to 64 x 400GbE ports using its 50G PAM4 SerDes lanes, giving 25.6 Tb/s of aggregate bandwidth. Distributor data (Makat catalog) confirms the 64x400GbE port configuration. The same SerDes pool can alternatively be provisioned as 128 x 200GbE or 256 x 100GbE ports, so designers can trade port speed against radix within the same silicon and PCB footprint.
What package does the BCM56992B0KFLGG use?
The BCM56992B0KFLGG is housed in an FCBGA (Flip-Chip Ball Grid Array) package, per Broadcom and distributor listings. FCBGA is used for this device class because hundreds of high-speed SerDes, memory, and control balls must escape on a high-layer-count PCB. Board designers should plan the ball escape pattern, via-in-pad strategy, and heatsink mounting from the start; Broadcom reference designs define the recommended land pattern and stacking.
What is the difference between BCM56992 and other Tomahawk 4 parts?
Within the Tomahawk 4 family, parts differ primarily in switching capacity: the BCM5699x series spans 12.8 Tb/s and 25.6 Tb/s devices. The BCM56992B0KFLGG is a 25.6 Tb/s device supporting 64 x 400GbE. Lower-capacity siblings in the same family (e.g., 12.8 Tb/s variants) target cost-optimized ToR designs, while this device targets spine and high-radix aggregation. All share the 50G PAM4 SerDes technology and StrataXGS software ecosystem, which eases platform code reuse across variants.
Is the BCM56992B0KFLGG suitable for AI/ML cluster fabrics?
Yes. Technical analyses of the Tomahawk 4 generation (aichiplink technical guide, Dec 2025) describe the BCM56992B0KFLGG as a key engine for 400GbE AI cluster designs, citing its 25.6 Tb/s capacity, 50G PAM4 SerDes physics, and SONiC integration. AI/ML training fabrics need lossless high-radix leaf-spine topologies with low-latency telemetry; this switch chip's 64 x 400GbE radix and hardware telemetry directly address those requirements.
Does the BCM56992B0KFLGG support L3 routing?
Yes. According to Broadcom StrataXGS product information, the BCM56992B0KFLGG is an L3 multilayer switch chip: it performs hardware L2 learning and forwarding, IPv4/IPv6 L3 routing, ECMP load balancing, and ACL-based classification entirely in silicon at line rate. This removes the need for an external routing co-processor and is essential for leaf-spine data center fabrics where routed underlays and VXLAN overlays coexist on the same platform.
What SerDes technology does the BCM56992B0KFLGG use?
The BCM56992B0KFLGG uses 50G PAM4 SerDes lanes. PAM4 (4-level pulse amplitude modulation) encodes 2 bits per symbol, doubling lane bandwidth relative to 25G NRZ and allowing 400GbE ports over 8 lanes. The trade-off is roughly 9 dB lower signal-to-noise margin, which makes PCB stackup, via stubs, and connector selection critical. Designers should validate channel insertion loss against Broadcom reference design limits before routing 50G PAM4 traces.
Where to buy BCM56992B0KFLGG online?
The BCM56992B0KFLGG is available through distributor and broker channels listed on Octopart, which reports 6 distributors carrying the part, plus inventory sources such as Fusion Worldwide, YIC Electronics, Sierra IC, Chipsmall, and netCOMPONENTS. Because this is a data-center-class device typically sold via RFQ rather than shelf stock, XAIPART lists it on a quote basis: submit an RFQ with your target quantity and schedule, and sourcing agents will return pricing and lead time.
What is the price of the BCM56992B0KFLGG?
Pricing for the BCM56992B0KFLGG is not published as a fixed unit price; it is quoted based on quantity, schedule, and market inventory. Octopart (as of January 2025 data) lists pricing comparison across 6 distributors, indicating active market availability. Data-center switch silicon of this class typically carries a four-figure unit cost at low volume. Contact XAIPART with your quantity for a current quotation referencing verified market listings.
What is the lead time for BCM56992B0KFLGG?
Lead time for the BCM56992B0KFLGG varies by channel: authorized allocation typically runs many weeks for direct Broadcom orders, while broker inventory (hkinventory and netCOMPONENTS listings show active stock postings in 2026) can ship in days at a market premium. XAIPART sources across both channels; submit an RFQ with your required date and quantity, and we will return matched options with lead time and condition (factory sealed vs. market). Always request date codes and traceability documents for production builds.
What is the best drop-in replacement for BCM56992B0KFLGG?
Within the same Tomahawk 4 family, the closest same-brand candidates are the BCM56990/BCM56991 (12.8 Tb/s variants in the same StrataXGS generation) and the BCM56994 (the other 25.6 Tb/s flagship of the family). However, no part is a true drop-in for this class of device: pin maps, ball maps, and firmware differ between family members, so platform redesign and NOS validation are required. Treat family members as platform alternatives, not solder-down drop-ins, and verify pin compatibility against the Broadcom datasheet before any board change.
Is BCM56992 the same as BCM56994?
No. The BCM56992B0KFLGG and BCM56994 are both Tomahawk 4 generation StrataXGS switch chips with 50G PAM4 SerDes, but they are distinct devices with different device IDs, firmware images, and platform qualifications. They are not interchangeable without board and software validation. Engineers comparing them should review the Broadcom Tomahawk 4 family datasheet for exact port-map, buffer, and feature deltas, and confirm NOS support for the specific device ID before committing to either platform.
When should I choose the BCM56992B0KFLGG over lower-capacity Tomahawk 4 parts?
Choose the BCM56992B0KFLGG when your platform requires maximum 400GbE radix: up to 64 x 400GbE ports at 25.6 Tb/s. This fits spine switches, high-density AI/ML leaf layers, and aggregation tiers. Choose 12.8 Tb/s Tomahawk 4 variants when the design is a cost-optimized ToR with fewer 400G ports, since power, thermal, and package cost scale down. If port bandwidth needs are 100G-dominated, evaluate whether a lower-radix part on fewer PAM4 lanes lowers your optics and PCB cost while meeting radix targets.
Where can I download the BCM56992B0KFLGG datasheet PDF?
A public full datasheet for the BCM56992B0KFLGG is not freely posted by Broadcom; the product documentation is typically provided under NDA through Broadcom's representative or via the official BCM56990-series product page. Aggregator sites such as Alldatasheet host partial or related documents (e.g., a 1-page BCM5690 overview), which are not substitutes for the current device datasheet. XAIPART recommends requesting the official datasheet from Broadcom or your authorized distributor to ensure you have the correct revision.
What are the key specifications of the BCM56992B0KFLGG engineers should know?
Key specifications: StrataXGS Tomahawk 4 generation Ethernet switch chip; 25.6 Tb/s switching capacity; up to 64 x 400GbE (also 128 x 200GbE / 256 x 100GbE); 50G PAM4 SerDes; L2/L3 multilayer forwarding with IPv4/IPv6, ECMP, and ACLs; VXLAN overlay support; hardware telemetry; FCBGA package; applications in hyperscale data center, enterprise, and AI/ML cluster switching. For thermal, power, and buffer figures, consult the official Broadcom datasheet, as those values are platform-dependent.
How should I manage thermals with the BCM56992B0KFLGG?
Thermal design for the BCM56992B0KFLGG starts with the Broadcom platform reference design: the FCBGA device at 25.6 Tb/s dissipates significant power and requires a dedicated heatsink with controlled airflow, matched to the switch system's fan curve. Confirm the actual power figure for your configuration from Broadcom documentation, then size the heatsink and airflow for the worst-case junction temperature target with margin. Do not rely on board copper alone; data-center class switch silicon always needs forced air and thermal interface material per the reference mechanical design.
Does the BCM56992B0KFLGG support SONiC?
Yes. Platforms built on Tomahawk 4 silicon, including the BCM56992B0KFLGG, are widely deployed with SONiC (Software for Open Networking in the Cloud), as noted in third-party technical guides covering this device. Broadcom supplies SAI-compatible SDK support for the StrataXGS family, enabling SONiC, SAIRedis abstraction, and other open NOS stacks. Confirm the specific SONiC release and Broadcom SDK version compatibility with your platform vendor, as device support is tied to the SDK branch rather than the silicon alone.

Datos de referencia de ingeniería para BCM56992B0KFLGG — comparación, orientación de diseño e información de cumplimiento.

Guía de selección

Choose the BCM56992B0KFLGG when your platform needs maximum 400GbE radix and bandwidth: spine switches, AI/ML leaf layers, and high-density DCI gateways where 64 x 400GbE at 25.6 Tb/s eliminates oversubscription. Choose the BCM56990 or BCM56991 (12.8 Tb/s Tomahawk 4) for cost- and power-optimized ToR designs with 32 or fewer 400G ports - these cut optics, cooling, and BOM cost but cap bisection bandwidth. Choose the BCM56994 when its port map or platform/NOS qualification better fits your program, since capacity is equivalent. Note that no true solder-down drop-in exists in this class: any family swap requires board-level pin verification, firmware revalidation, and thermal redesign. Always validate power and channel-compliance figures against the official Broadcom datasheet and reference designs before layout release.

Comparación con alternativas

Parámetro Este producto BCM56990B0KFLGG BCM56991B0KFLGG BCM56994B0KFLGG
Brand Broadcom Broadcom Broadcom Broadcom
Package FCBGA FCBGA FCBGA FCBGA
Switching Capacity 25.6 Tb/s 12.8 Tb/s 12.8 Tb/s 25.6 Tb/s
Max 400GbE Ports 64 32 32 64
SerDes Technology 50G PAM4 50G PAM4 50G PAM4 50G PAM4
Forwarding Layers L2/L3 multilayer L2/L3 multilayer L2/L3 multilayer L2/L3 multilayer
Product Generation Tomahawk 4 Tomahawk 4 Tomahawk 4 Tomahawk 4

Diferenciadores clave

  • Double the bandwidth density of 12.8T Tomahawk 4 siblings (frente a BCM56990B0KFLGG)
  • Full-flagship capacity within Tomahawk 4 generation (frente a BCM56994B0KFLGG)
  • 50G PAM4 SerDes halves lane count versus 25G NRZ designs (frente a BCM56990B0KFLGG)

Notas de diseño

Estimated: a 25.6 Tb/s switch fabric of this class dissipates tens of watts depending on configuration; since the exact figure is not in the provided data, obtain it from the official Broadcom thermal design guide before sizing cooling. Plan a dedicated heatsink with thermal interface material and forced airflow per the Broadcom platform reference design. Do not rely on PCB copper alone - data-center switch silicon always requires a chassis fan curve validated against worst-case traffic. Verify junction temperature targets at maximum SerDes lane utilization (all 64 ports at 400G) rather than at partial load.

50G PAM4 signaling provides roughly 9 dB less signal-to-noise margin than 25G NRZ, making channel engineering the dominant PCB risk. Use low-loss laminate, minimize via stubs (back-drill or blind/buried vias), keep host-side breakouts within Broadcom's reference reach, and choose module cages and connectors rated for 50G PAM4. Simulate each SerDes channel's insertion loss and return loss against the Broadcom channel compliance mask before layout release, and perform compliance testing with the vendor's SerDes tuning tools during bring-up.

Do not assume family interchangeability: BCM56990/91/94 and BCM56992 have different device IDs, ball maps, and firmware images, so a board designed for one cannot simply accept another. Lock the Broadcom SDK and NOS (e.g., SONiC) version pair at program start, since device support is tied to the SDK branch. Also confirm the exact power, thermal, and buffer specifications from the official NDA datasheet rather than aggregator summaries, which may describe related family members instead of the BCM56992B0KFLGG itself.

Información de cumplimiento

RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Applicable
Libre de plomo
Unknown
Libre de halógenos
Unknown
Minerales en conflicto
Unknown

Compliance data not present in the provided web data. Broadcom data-center devices are typically RoHS-compliant, but this must be confirmed via the official Broadcom product compliance page before use.

Datos verificados el: 2026-10-20 — datos verificados y seleccionados por el equipo de ingeniería de componentes de XAIPART

Búsquedas relacionadas

BCM56992B0KFLGG BCM56992B0KFLGG datasheet Broadcom BCM56992 Tomahawk 4 BCM56992 25.6Tb/s 64x400GbE switch chip Tomahawk 4 50G PAM4 SerDes switch IC BCM56992 vs BCM56994 difference BCM56992B0KFLGG equivalent replacement BCM56992 SONiC white box switch platform BCM56992B0KFLGG buy price RFQ 400GbE switch chip for AI cluster fabric what is BCM56992B0KFLGG BCM56992 thermal management FCBGA

Componentes & términos relacionados

Broadcom BCM56992B0KFLGG BCM56990B0KFLGG BCM56991B0KFLGG BCM56994B0KFLGG StrataXGS Tomahawk 4 Ethernet switch chip multilayer switch switch fabric IC 50G PAM4 SerDes 400GbE FCBGA L2/L3 forwarding VXLAN SONiC SAI ECMP data center switching AI/ML cluster fabric spine switch ToR switch DCI (Data Center Interconnect) Octopart DigiKey
RFQ de presupuesto rápido
Complete los detalles — nuestro equipo de ventas responderá en un plazo de 24 horas
Número de pieza Fabricante Encapsulado QTY Precio objetivo Total
Total: $0.00 USD
✓
¡Presupuesto enviado!

Responderemos a su correo electrónico en un plazo de 24 horas

1
RFQ enviado
2
Presupuesto recibido
3
Pedido realizado
4
Pago
5
Enviado
6
Entregado
Ver detalles del RFQ